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Abstract 
Abs t r ac t of thes is en t i t l ed : 
Low-power Circuit Design Using 
Adiabatic and Asynchronous Techniques 
S u b m i t t e d by S O Pu i Tak 
for t he degree of Mas t e r of Ph i l osophy 
i n Electronic Eng i nee r i ng 
a t The Ch inese Un ive rs i t y of H o n g K o n g 
i n J u l y 2005. 
A s t he s i ze of i n t eg r a t ed c i rcu i t grows b igger w i t h more devices on a 
ch ip , t he power d i ss ipa t ion becomes a very impo r t a n t issue. Therefore, low 
power c o n s u m p t i o n is one of t he mos t i m p o r t a n t issues i n m o d e r n d ig i t a l 
circuit des igns . D e v e l o p m e n t of low power d i g i t a l c i rcu i ts h a s mo t i va t ed 
circuit designers to explore new approaches to V L S I circuit design. 
Th is pro ject focuses on i nves t i g a t i ng the poss ib i l i t ies o f r educ i ng the 
power c o n s u m p t i o n of m o d e r n d i g i t a l C M O S ICs . W e h ave des igned four 
d i f ferent 4x4 mu l t i p l i e r test circuits w i t h a 0 .35um double -poly f o u r metal 
C M O S technology to test our deigns. The four mu l t i p l i e r test circuits are: 1. 
a conven t i ona l synchronous C M O S circuit t h a t serves as a reference. 2. a n 
ad iaba t i c synchronous C M O S circuit . 3. a n asynchronous C M O S circuit . 4. 
a new adiabat ic-asynchronous (AAT) C M O S circuit. 
ii 
- B a s e d on t h e expe r imen t a l results, t h e ad iabat ic-asynchronous 
m u l t i p l i e r shows a n energy s av i ng of 44.7% c o m p a r e d to the convent iona l 
synchronous re fe rence c i r cu i t . A l so , t h e A A T tes t c i r c u i t h a s a n energy 
s av i ng o f 32 .0% a n d 25 .85% compar i ng w i t h t h e ad i aba t i c a n d the 
asynchronous test c ircui ts , respectively. A p a r t f r om t he low power 
c o n s u m p t i o n , t h e n e w A A T c i rcu i t exh ib i t s a h i g h e r o p e r a t i n g frequency 
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Chapter 1 Introduction 
1.1 Overview 
A s t h e s ize of i n t eg ra ted c i rcu i t grows b igger w i t h more devices on a 
ch ip , t h e power d i ss ipa t ion becomes a very i m p o r t a n t issue. Therefore, low 
power c o n s u m p t i o n is one of t he mos t i m p o r t a n t issues i n m o d e r n d ig i t a l 
circuit des igns . D e v e l o p m e n t of low power d i g i t a l c i rcu i ts h a s mo t i v a t ed 
c i rcu i t designers to explore new approaches to V L S I circuit design. 
I n t he pas t twen ty years, there are m a n y pub l i shed works on reduc ing 
t h e p owe r c o n s u m p t i o n i n d i g i t a l c i rcu i ts . Two u n u s u a l a pp roaches are 
ad i aba t i c [2，3] a n d asynchronous c ircui t [4]. Ad i a ba t i c c ircui ts use a n A C 
power supp ly to charge the ou t pu t capaci tor i n cons tan t cu r ren t flow. Also 
t h e c i rcu i t s c an recycle t he charges in t he o u t p u t c apac i t o r b ack to t he 
power supp ly . The o ther one is a synch ronous c i rcu i ts w h i c h use request 
a n d acknowledge h a n d s h a k e protocol to replace the g loba l clock s igna l i n 
t h e who le system. 
I n t h i s chapter , we w i l l discuss t he power consump t i on of a 
convent iona l C M O S c i rcu i t a n d synch ronous c ircui t , w h i c h w i l l provide 
readers w i t h a general idea on conven t i ona l c i rcu i ts ' power d iss ipa t ion . 
Moreover , t h e objectives a n d ou t l i ne of th is thesis w i l l a l so be presented. 
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1.2 Power Consumption in 
Conventional CMOS Circuit 
I n a c onven t i o n a l C M O S c ircu i t , w h e n a log ic s i g na l swi tches t he logic 
c ircu i t , a c e r t a i n a m o u n t o f p o w e r is c o n s u m e d f r o m t h e p o w e r s upp l y . 
The r e a re t h r e e c o m p o n e n t s c o n t r i b u t e d t o t h e p o w e r c o n s u m p t i o n o f a 
d i g i t a l c i rcu i t . These componen t s are d y n a m i c power , short-circuit cur ren t 
a n d stat ic power . W e w i l l d i scuss e a c h of t hese c omponen t s i n t h e 
f o l l ow ing sect ions. 
1,2.1 Dynamic Power 
I n a c o n v e n t i o n a l C M O S logic c ircui t , m a j o r i t y o f t h e power is 
c o n s u m e d i n t h e c h a r g i n g a n d d i s c h a r g i n g o f t h e l o a d c a p a c i t o r CL as 
i l l u s t r a t e d i n F i g u r e 1.1. CL consists o f t h e a c t u a l l o a d a s w e l l a s t h e 
pa ras i t i c capac i t ances associated w i t h t he P M O S a n d N M O S t rans is tors . 
Vdd ^DD 
J P 
1 r - C 
Logic 0 - 1 ~ Vout Logic 1 - — — = “ V o u t 
|—' —‘― S 1 = 
下 L —— I C, 
I ~ ”运 
F i gu r e 1.1. C M O S inver ter w i t h cha rg i ng a n d d i s cha rg i ng process. 
D u r i n g t h e c h a r g i n g per iod , a charge of Q (Q = CLVDD) flows i n t o CL, 
a n d a total e n e r g y e q u a l t o QVDD = CLVDD^ is d r a w n f r o m t h e vo l tage 
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‘ s u p p l y . H o w e v e r , on ly h a l f o f t he energy (0.5 * CLVDD^) is de l ivered to CL, 
t h e o t h e r h a l f is d i s s i p a t e d as h e a t b y t h e P M O S c h a n n e l r e s i s t a n c e . 
D u r i n g t h e d i s cha rg i ng per iod , a l l s tored energy i n CL is d iss ipa ted as hea t 
b y t h e N M O S c h a n n e l r e s i s t a n ce . The r e f o r e t h e t o t a l d y n a m i c e ne r gy 
d i s s i p a t i o n i n one cycle is e q u a l to CLVDD^. 
1.2.2 Sbort-Circuit Current 
The sw i t c h i n g or d y n a m i c power d i s s i pa t i on e x a m i n e d above is pure ly 
d u e t o t h e energy r equ i r ed t o c h a r g e a n d d ischarge the l o a d capac i tance 
CL. The s w i t c h i n g p o w e r is i n d e p e n d e n t o f t h e r ise a n d f a l l t i m e s of t he 
i n p u t s igna ls . Howeve r , short c i rcu i t p owe r d i s s i p a t i o n is c aused by b o t h 
P M O S a n d N M O S t rans i s to rs sw i t ch i ng on d u r i n g a n o u t p u t t r a n s i t i o n as 
s h o w n i n F i g u r e 1.2 w h i c h is a f u nc t i o n of t he i n p u t r ise a n d fa l l t imes . I f 
t h e r i se a n d f a l l t i m e s of t h e i n p u t w a v e f o r m are f i n i t e , b o t h P M O S a n d 
N M O S t r a n s i s t o r s w i l l s w i t c h on s i m u l t a n e o u s l y for a s ho r t a m o u n t o f 
t i m e d u r i n g sw i t c h i n g , a d i rect c u r r en t p a t h is f o rmed b e tween t he V D D 
a n d G N D as s h o w n i n F i gu re 1.3. 
4 0 / n 
i - \「^^ t \ 厂 
_ y , , w , . / . 
5.0 /out 
> 2.0 ： 
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, Figure 1.2. Voltages and short-circuit current of an inverter. 
VDD 





Figure 1. 3. Path of short circuit current during switching. 
I f we a s s u m e t h a t t he rise t i m e a n d fa l l t imes o f t h e i n p u t s igna l is t he 
s ame . T h e n 
Psc = Isc(mean) x VDD E q u a t i o n 1.1 
W h e r e Psc is t h e s h o r t c i r cu i t p o w e r a n d Isc is t h e ave rage v a l u e o f t h e 
shor t c i rcu i t cur ren t . 
L2.3 Static Power 
A p a r t f r om the d y n a m i c a n d short c ircui t p o w e r d iss ipa t ions , t he re is 
a power d i s s i pa t i on caused by the leakage cur ren ts of t he reversed biased 
P N j u nc t i o n s , w h i c h is c o m m o n l y k n o w n as s ta t i c power . The n M O S a n d 
p M O S t r a n s i s t o r s u s e d i n a C M O S log ic gate g e n e r a l l y h a v e non-zero 
l e a k age a n d s u b t h r e s h o l d cu r ren t s as s h o w n in F i g u r e 1.4. I n a s imp le 
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‘ C M O S i n v e r t e r c i r cu i t , s t a t i c p owe r d i s s i p a t i o n is v i r t u a l l y neg l i g i b l e . 
H o w e v e r , i n a C M O S V L S I ch i p c o n t a i n i n g a very large n u m b e r of 
t r a n s i s t o r s , t h e s t a t i c p o w e r contr ibutes t o a large p e r c e n t a g e o f t h e 
overa l l power d i ss ipa t ion a n d can not be ignored. 
r i 
V o u t， o v |乂 T v d d 
I Vin Vin Fj 
V v i i y v i i t T " ^ \ii±/ 
Z 
^  
nMOS ON i pMOS OFF 
> sub-threshold leakage curent 
> reverse leakage 
Figure 1.4. Leakage current in a transistor. 
The reverse diode l eakage cur ren t occu rs w h e n t h e pn-junct ion 
b e t w e e n t h e d r a i n a n d t h e b u l k of t he t r a n s i s t o r is reverse -biased. The 
reverse -biased d r a i n j unc t i on conducts a reve rse cu r ren t w h i c h is d r a w n 
f rom the power supp ly . Ano t he r componen t of l eakage cur ren ts i n C M O S 
c ircu i ts is t h e s u b t h r e s h o l d c u r r en t , w h i c h is d u e to c a r r i e r d i f f u s i o n 
be tween t he source and the d r a i n r eg i on s o f t h e t rans is tor i n w e a k 
invers ion . The behav ior of a n M O S trans is tor i n t h e sub thresho ld 
o p e r a t i n g r eg i on is s i m i l a r to a b i p o l a r device, a n d the subthresho ld 
c u r r en t exh ib i t s a n exponen t i a l dependence o n t h e g a t e v o l t a g e . The 
a m o u n t of the sub thresho ld current m a y become a p rob lem i n a very large 
^ ^ ^ ch i p . I f t h e gate-to-source vo l t age is very close to t h e t h r e s h o l d 
vo l tage of t he device, t he sub-threshold current m a y be even sea i^etrST o v ^ f 
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1.2.4 Total Power Consumption 
There f o r e t h e t o t a l p o w e r c o n s u m p t i o n o f a C M O S d i g i t a l c i rcu i t c a n 
b e expressed as-
P total = P static + Pdynamic + Psc E q u a t i o n 1.2 
F o r I C s w i t h less t h a n l O O K ga t e s , t h e stat ic p o w e r c a n be i g n o r e d 
b e c a u s e i t i s v e r y s m a l l c o m p a r e d t o t h e d y n a m i c p o w e r . A l s o t h e Psc 
d e p e n d s o n t h e i n p u t r ise a n d f a l l t ime , w h i c h c a n a lso be i gno red for h i gh 
speed o p e r a t i o n b e c a u s e o f t h e i n p u t r ise a n d f a l l t i m e is ve ry s ho r t a n d 
hence t h e p o w e r d i s s i p a t i o n is no t s i gn i f i c an t . I n genera l , i t is c o m m o n to 
r e p r e s en t t h e t o t a l p o w e r c o n s u m p t i o n on l y b y t h e d y n a m i c power 
d i s s i p a t i o n [l]. 
1.3 Power Consumption in 
Synchronous Circuit 
M o s t d i g i t a l c i r cu i t s d e s i g ned a n d f a b r i c a t e d t o d a y a r e o p e r a t i n g i n 
s ynch ronous mode . I n essence, t h e y a re b a s e d o n t w o f u n d a m e n t a l 
a s s u m p t i o n s t h a t g r e a t l y s i m p l i f y t h e i r d e s i g n : ( l ) a l l t h e s i g n a l s a re 
b i n a ry , a n d (2) a l l componen ts share a c o m m o n a n d discrete no t i on of t ime , 
as de f i n ed by a c lock s i g n a l d i s t r i b u t e d t h r o u g h o u t t h e c i rcu i t . However , 
t h i s c lock s i g n a l w i l l con t i nuous ly c o n s u m e p o w e r as descr ibed by 
E q u a t i o n 1.3 by c ha rg i ng a n d d i scha rg ing t he clock l ine . I n a l a rge c ircui t , 
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t h e p o w e r c o n s u m m a t e d by t h e clock c a n be s u b s t a n t i a l 
Pavg = Cciock-iine X VDD^ X £IK E q u a t i o n 1.3 
W h e n c o n s i d e r i n g a c omp l ex c i rcu i t , t h e l og i c ga tes m a y n o t a l w a y s 
s w i t c h a t t h e s a m e t i m e . The s w i t c h i n g ac t i v i t y d e t e r m i n e s h o w often t h e 
c a p a c i t a n ce nodes h a v i n g a t r a n s i t i o n . A s w i t c h i n g ac t i v i t y c a n 
r e p r e s e n t t h e p r o b a b i l i t y t h a t a t r a n s i t i o n w i l l o ccu r d u r i n g t h e p e r i o d 
T=l / fdk . T h e ave rage power d i s s i p a t i on d ue to o u t p u t node sw i t c h i n g t h e n 
b e c o m e s 
Pavg 二 九 X Cparastic X VDD^ X FJK E q u a t i o n 1 . 4 
1.4 Objectives 
F r o m sec t i on 1.2 a n d 1.3，we h a v e e x p l a i n e d t h a t t h e d y n a m i c power 
c o n s u m p t i o n is t h e l a rges t p o w e r c o n s u m p t i o n i n a c o n v e n t i o n a l d i g i t a l 
c i rcu i t . A s t a l k i n g be fo re , t he re a r e t w o u n u s u a l a p p r o a c h e s (ad iabat ic 
a n d a s y n c h r o n o u s c i rcu i t ) to reduce power c o n s u m p t i o n . Howeve r , no one 
i nves t i g a t e s t h e c o m b i n a t i o n o f these t w o app roaches t oge the r to ach ieve 
low powe r c o n s u m p t i o n . 
I n t h i s r e sea rch , a nove l a d i a b a t i c c i r cu i t o p e r a t i n g i n a synch ronous 
m o d e w i l l be p roposed . The m a i n ob jec t ive o f t h i s p ro jec t is to m i n i m i z e 
t he d y n a m i c power d i ss i pa t i on a n d m a x i m i z e t he ope ra t i ng frequency. 
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1.5 Thesis Outline 
I n C h a p t e r 2，a c l e a r d e f i n i t i o n o f a d i a b a t i c p r i n c i p l e a n d a b r i e f 
o ve rv i ew o f d i f f e ren t p u b l i s h e d p a pe r s o n a d i a b a t i c c i rcu i t s w i l l b e 
descr ibed . A l s o a s y n c h r o n o u s c i r c u i t a n d i t s a d v a n t a g e s w i l l a l so be 
desc r i bed i n t h i s chap ter . The p u r p o s e o f t h i s c h a p t e r is to g ive readers a 
genera l l y i d e a o n a d i a b a t i c a n d a s y n c h r o n o u s c i rcu i ts . I n C h a p t e r 3， the 
p r i n c i p l e , a r ch i t ec t u re , e x p e r i m e n t a l resu l ts o f the p r o p o s e d a d i a b a t i c 
c i rcu i t w i l l b e d e s c r i b e d i n d e t a i l s . The des i gn o f a s y n c h r o n o u s c i r cu i t 
t e c h n i q u e i n c l u d i n g de l ay block a n d M u l l e r p i p e l i n e b l o ck d e s i g n w i l l be 
p r e s e n t e d i n C h a p t e r 4. I n C h a p t e r 5, t h e t e c h n i q u e s o f c o m b i n i n g b o t h 
a d i a b a t i c a n d a s y n c h r o n o u s c i rcu i ts w i l l be desc r i bed . I n c h a p t e r 6， the 
l a y o u t o f t h e n e w a d i a b a t i c a s y n c h r o n o u s c i r cu i t w i l l be p r e s en t e d . I n 
C h a p t e r 7 a n d 8， the s i m u l a t i o n a n d e x p e r i m e n t a l r e s u l t s a n d t h e i r 
c ompa r i s on w i l l be descr ibed re spectively. F i na l l y , conc lus ion , con t r i bu t i on 
a n d f u r t h e r d e v e l o p m e n t w i l l be d i s c u s s e d i n C h a p t e r 9. A l s o a p p e n d i x 
a n d b i b l i o g r aphy w i l l be i n c l uded i n C h a p t e r 10 a n d 11 respectively. 
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Chapter 2 Background Theory 
2.1 Introduction 
I n sec t i on 1 .2，we h a v e d e f i n e d t h e t o t a l d y n a m i c p o w e r d i ss ipa t ion 
e q u a l t o FCLVDD^. T h e VDD is set by t he techno logy . I t a ppea r s t h a t one can 
l o w e r t h e p o w e r c o n s u m p t i o n b y l o w e r i n g f or CL, however , i n m o d e r n 
d i g i t a l c i r cu i t b o t h f a n d CL a r e i n c r e a s i ng c on t i n uou s l y . A s a resu l t , t h e 
d y n a m i c p o w e r c o n s u m p t i o n c a n no t be reduced by s i m p l y a d j u s t i n g these 
t h r ee p a r ame t e r s . O n e poss ib le w a y o f r e duc i n g t h e d y n a m i c power 
w i t h o u t c h a n g i n g f CL a n d VDD is a d i a ba t i c swi tch ing . The energy loss i n a n 
a d i a b a t i c c i r cu i t c a n be less t h a n CLVDD^. Th i s t e c h n i q u e uses a r a m p i n g 
v o l t a g e s u p p l y i n s t e a d o f t h e f i xed D C s u p p l y a n d h en ce p a r a s i t i c l o ad 
capac i t o r s c a n be c h a r g e d w i t h a c o n s t a n t c h a r g i n g c u r r en t w i t h o u t a n y 
p e a k cu r ren t . 
2.2 Definition of Adiabatic Principle 
r Vi 
Is : " ‘ ’ ‘ ‘ 色 
——“ . ‘ , 
3.8 wA 
VD}去 • I r - - ^ I 
0 rVc u . 
V V 丨. 
F igure 2 .1 . Conven t i o n a l c ha rg i ng w i t h s tepwise i n p u t 
I n conven t i ona l charg ing , a step i n p u t s igna l is app l i ed to t he i n p u t as 
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s h o w n i n F i g u r e 2.1. I n i t i a l l y , t h e vo l t age across the l o ad capac i t o r is zero. 
T h e r e f o r e w h e n t h e i n p u t c h a n g e s f r o m z e r o t o h i g h , a m a x i m u m p e a k 
c u r r e n t (Ima?) w i l l flow to t h e l o ad capac i to r f r om t h e i n p u t , 
Imax = (VDD - Vout) / R E q u a t i o n 2 . 1 
E n e r g y d i s s i p a t i o n is e q u a l to QVDD = CLVDD^. H a l f o f ene rgy stores i n the 
capac i t o r a n d t h e o t he r h a l f d iss ipate as h e a t across t h e resistor . 
A c c o r d i n g t o [5], t h e ene rgy d i s s i p a t i o n v i a a res i s t i ve m e d i u m c a n be 
r e d u c e d b y s l o w i n g d o w n t h e c h a r g e t r a n s p o r t . I n F i g u r e 2 .2，a r a m p 
vo l tage is a p p l i e d to a n R C c ircu i t . 
Is 
^ I 一 
T r r Is 1. 6 tllA 
— . 
0 」 丫 .Vc 
V V i • I 
F i g u r e 2.2. A r a m p vo l tage s upp l y a pp l i e d to t h e i n p u t . 
CL is c h a r g e d w i t h a re l a t i ve ly cons t an t c u r r e n t . The c h a r g i n g current 
de l i vers t h e c h a r g e e q u a l t o CLVDD over a p e r i o d o f t i m e T. The energy 
d i s s i pa t i on v i a t h e c h a n n e l res is tance R is g iven by Sei tz , et a l . [5]: 
Edissipation = P o w e r * T E q u a t i o n 2 . 2 
二 (I2R) * T 
=(CLVDD /T)2R * T 
二 (RCL/T)CLVDD2 
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E q u a t i o n 2.2 s hows t h e energy d i s s i p a t i on on c h a r g i n g a n d d i s c h a r g i n g CL 
c a n be less t h a n CLVDD^. I f T is m a d e m u c h l a rge r t h a n t h e t i m e cons t a n t 
RCL , t h e t e r m RCL/T w i l l t e n d t o ze ro a n d h e n c e ene rgy d i s s i p a t i o n wi l l 
a l so a p p r o a c h t o zero. Th i s is t h e bas i c p r i nc i p l e o f a d i a b a t i c cha rg i ng . The 
t e r m a d i a b a t i c is u s ed to i n d i c a t e t h a t a l l cha rge t r a n s f e r is done w i t h o u t 
a n y h e a t g ene r a t i o n . 
2.3 Overview of Adiabatic Circuit 
A f t e r Se i t z , et . p roposed t h e concept of a d i a b a t i c sw i t c h i ng , m a n y n e w 
i deas i n d e s i g n i n g low-power c o n s u m p t i o n c ircu i t b ased o n ad iaba t i c 
s w i t c h i n g h a v e b e e n p r o p o s e d . G e n e r a l l y , t h e a d i a b a t i c c i r c u i t s c a n be 
d i v i d ed i n t o t w o m a n y categor ies ' cha rge recovery a n d s tepw ise c h a r g i n g 
circuits. I n a d d i t i o n , t h e c h a r ge recovery c i r cu i t s c a n be f u r t h e r d i v i d e d 
i n t o fu l ly a d i a ba t i c a n d p a r t i a l l y ad i aba t i c c ircui ts . 
2.3.1 Charge Recovery Circuits 
The c h a r g e recovery circuits are b a s e d o n t h e a d i a b a t i c cha rg i ng 
p r i n c i p l e . A p a r t f r o m th i s , t h e charges f lows to t h e l o ad capac i t o r c an be 
recycled to t he power supp ly . Th i s c i rcu i t t e chn i que c an prevent power loss 
f r om power s u p p l y to t he g round . 
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2.3.1.1 Fully adiabatic circuits 
These c ircui ts d iss ipa te very l itt le energy per operat ion i f they operated 
a r b i t r a r i l y s low. A l a rge body of t heory h a s been deve loped . Y o u n i s a n d 
K n i g h t , 1993 [8]; Ro l l e r a n d A t h a s , 1994 [9，10] a n d t he E f f i c ien t Cha rge 
Recovery Log ic [ECRL] by M o o n a n d J e o n g i n 1996 [11]. F i g u r e 2.3 is a n 
E C R L schemat ic d i a g r a m a n d its re lated supp ly power clock. 
9 i (supply clock) 
1 
h t Hold 
M P j j p s ^ ^ ^ j l MP2 / 
cut / \ wait / 
i outb < P i _ / ； / 
in ''"" i …‘.111.1' "•• Le.-；>!<?~>|<-）<--令I 
H H 1 I 
i n b — — M N 1 L MN2 Precharge 
1-1 "-I and Recover 
’ I Evaluation 
F igure 2.3. E C R L inverter a n d supp ly clock. 
2.3.1.2 Partially adiabatic circuits 
I n par t i a l l y ad iabat ic circuits, o n ly some of the energy can be recovered 
a n d t he loss of charge is t r ans fe r red across t he p o t e n t i a l drops . Severa l 
such schemes have been suggested l ike the Ad iaba t i c D y n a m i c Logic (ADL) 
by D i ck i n son a n d Denke r i n 1995 [12]; t h e 2N-2N2D Logic Fami ly 
p roposed by K r a m e r , D i ck i n son and Denker[ l3] a n d the o t h e r is t h e 
Ad i aba t i c Quasi-Stat ic C M O S (AqsCMOS) by M a k W ing-sum i n 2000 [14]. 
F i g u r e 2 .4 is a n A d i a b a t i c Quas i-S ta t i c C M O S i nve r t e r a n d F i g u r e 2.5 
shows four cascading A D L gates controlled by four-phase clock waveform. 
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^ ^  
AC i r 
n c 1 ^-MOS diode 
Power Supply 
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Digital Input J n 
抓 [ i H t ^ l 
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F i g u r e 2.4. A n ad i aba t i c quasi-stat ic C M O S i nve r t e r 
^ ^ ^ ^ 
01 02 ^ 02 
01 “ 
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F igu re 2.5. A n A D L inverter a n d supp ly clock. 
2.3.2 Stepwise Charging Circuits 
This type of c i rcu i t c a n no t ach ieve charge recovery b u t t h e cha rg i ng 
l o ad c apac i t o r is b a s ed on a d i a b a t i c c h a r g i n g p r i n c i p l e . B a s e d on t h i s 
pr inc ip le , stepwise charg ing [6，7] o f C M O S logic is proposed. 
A l t h o u g h the power consumpt ion is greater t h a n the A D L , however, the 
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c i rcu i t des i gn does no t i nvo lve a n y L C power clock genera to r a n d hence i t 
is a s imp l e r c ircu i t . F i g u r e 2.6 is a C M O S stepwise c ha rg i ng logic proposed 
by L . " J " Svensson a n d J . G . Ro l l e r i n 1994 [6]. CL is charged f rom a b a n k of 
vol tage supp l i e s w i t h u n i f o rm l y d i s t r i bu ted vol tages. 
V TVdd 
-j- ^ DP I _ 
• -Ih ^ T 
: Vn_I z b c • 
_ I • 
V p i ^ 
V2 - J 2 I — + I 2 L p 
V i ^ I _ _ ^ t J 1 
rr "Tc, Vi+丰c - 0 "n^L - • 去 L ‘ ^ 
V (a) V (b) 
F igu re 2.6. A C M O S S tepw i se C h a r g i n g Logic . 
F i g u r e 2.6 (a) shows a n o u t p u t capac i to r is c h a r g e d f r om un i f o rm l y 
d i s t r i bu ted supp l i e s w h i c h are sw i t ched on successively. The step vol tage 
Vs = V D D / N . (b) i l l u s t r a t e s un i fo rmly d i s t r i bu ted supp l ies are replaced 
w i t h large " t a n k " capacitors, CT. 
I n th i s design, t he ou t pu t capacitor can be charged v ia N steps ins tead 
of a s ing le step. So t he energy d iss ipa t ion is reduced to Edis厂ClVdd2 / N . I f 
t h e vo l t age s teps c a n be i nc reased to m a n y steps, i t w i l l be l i ke a r a m p 
voltage. However , the d rawback is the n u m b e r of N M O S trans is tors a n d CT 
w i l l i n c rease p r o p o r t i o n a l l y . Bes ides , t h e c i r cu i t r equ i r e s ^ery complex 
t i m i n g schemes to generate the r a m p voltage. 
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‘ I n t h i s p ro jec t I w i l l p r e sen t a nove l a p p r o a c h to p r oduce t h e r a n ^ 
vo l t age s u p p l y w i t h o u t n e e d i n g a l a rge ch i p a rea a n d comp lex t i m i n g 
control circuits. 
2.4 Asynchronous Circuits 
Asynchronous circuit is f u ndamen t a l l y di f ferent f rom the synchronous 
c ircui t because there is no c ommon a n d discrete t ime reference such as a 
clock. The circui t uses h a n d s h a k i n g protocol s igna l between components i n 
order to pe r fo rm synchronizat ion , commun ica t ion , a n d sequencing o f 
operat ions. 
CLK ^  
D A T A = ^ R1 n ^ ^ C L ^ R2 R3 
F igure 2.7. A synchronous c ircu i t . 
A c k ™ , , 1 
R 与 M P p M P | i — M P f ^ 
、 * 、 C L 1 、 、CL2 \ ^ 
D A T A ^ *R1 R2 R3 
F igure 2.8. A n equ iva lent asynchronous circuit . 
* R • Register； * C L - Comb ina t i on logic； * M D - Mu l l e r D i s t r i bu to r 
F igure 2.7 shows a synchronous circuit. For s impl ic i ty the f igure shows 
a p ipel ine , b u t i t is i n tended to represent any synchronous circuit . A l l the 
circuit blocks are controlled a nd synchronized by t he clock. I n 
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asynchronous circuit des ign , t he clock s i gna l is rep laced by some form of 
h a n d s h a k i n g signals be tween ne ighbor ing registers； for examp le a s imple 
request-acknowledge based h a n d s h a k i n g protocol s h o w n i n F i gu re 2.8. I n 
C h a p t e r 4，w e w i l l describe i n deta i l the h a n d s h a k i n g protocol of 
asynchronous circuits. 
2.4.1 Advantages of asynchronous design 
2.4.1.1 Clock-skew avoidance 
The same clock t rans i t ion arrives at d i f f e ren t par ts o f c i r c u i t a t 
d i f ferent t ime due to w i r i n g delay is k n o w n as clock skew. As the dens i ty 
on-chip keeps r i s i ng a n d the w i r i n g p i tches keep d ropp ing , t he increased 
w i r i n g de lay is becom ing more severe t h a n ever before. Conasquently, the 
synch ronous sys tem u s u a l l y h a s to be s lowed d o w n to accommodate the 
skew, wh ich has l im i ted the m a x i m u m performance of synchronous system. 
A r ad i c a l a p p r o a ch to avo id t he clock -skew p r ob l em is to e l i m i n a t e the 
global clock: asynchronous circuit design can take th is advan tage . 
2.4.1.2 Better than worst case execution time 
A s y n c h r o n o u s sys t em m u s t be r e gu l a t e d by a g l oba l c lock, w h i c h 
controls a n d synchronizes a l l operat ions. The fixed clock per iod is chosen 
as the result of worst case t im i ng analysis. I t is not adapt ive , the clock wi l l 
not ad jus t i tse l f according to the operat ion of the circuits . The m i n i m u m 
clock per iod m u s t be larger t h a n the s um of the t ime requ i red for da t a to 
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l eave t h e i n i t i a l flip f lop, t h e t i m e to p r o p a g a t e t h r o u g h t h e comb i na t i ona l 
l og i c a n d i n t e r connec t i on c ircui ts . I n cont ras t , a n a synch ronous sys tem, a l l 
c i r cu i t s a re r e g u l a t e d loca l ly w i t h respect to t h e i r o w n t i m i n g cons t r a i n s . 
A s a resu l t , t h e a synch ronous sys tem is a l l owed to exh i b i t better 
p e r f o rmance t h a n t h e worst-case pe r f o rmance [16]. 
2.4,1.3 Low power consumption 
T h e g r o w i n g m a r k e t o f ba t te ry-powered e lec t ron ic s y s t ems d e m a n d s 
V L S I sys t ems w i t h l ow power c on s ump t i o n . S w i t c h i n g logic gates account 
f o r t h e m a j o r p o w e r c o n s u m p t i o n o f a d i g i t a l c ircui t . I n a synch ronous 
sys tem, t he logic gates w i l l sw i tch a t t he t r ans i t i on o f t h e clock s i gna l even 
i f t h e y a r e n o t p r o c e s s i n g a n y d a t a . A s t h e g l oba l c lock f r equency keeps 
i nc reas ing , unnecessary sw i t ch i ng consumes a s i gn i f i can t a m o u n t o f power. 
A synch ronous c i rcu i ts e l i m i n a t e t h e unnecessary sw i t ch i ng of synchronous 
c ircui ts by u s i n g local h a n d s h a k i n g s igna ls [4，15]. 
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Chapter 3 
Adiabatic Circuit using a Ramping 
Voltage Supply 
3.1 Introduction 
T h e s tepwise c h a r g i n g c i rcu i t d i scussed i n t h e l a s t c h a p t e r requires 
comp lex t i m i n g con t ro l a n d l a rge v a l u e of capac i tors to ach ieve s tepwise 
vol tage supp ly , w h i c h are the m a i n d i sadvan tages of th is circuit. 
Stepwise Supply Voltage 
s ^ Ramp vo l t age^ / ^ 
K d H J 
Digital Inpm h _ _ L - o C c = = t 
_ r L n _ — 1 I—, 
[—' 丁 C l ‘ — ^ n V o u t 
h 下L 
V (a) Ob) 
F i g u r e 3.1. (a) S tepwise supp ly vol tage to charge the o u t p u t capac i tor 
(b) R a m p supp ly voltage by increas ing the steps to in f in i te . 
F i g u r e 3.1(b) shows t h a t we can approx ima te a r a m p vo l t age by 
increas ing the n u m b e r of steps i n F igure 3.1(a). However , increas ing of the 
n u m b e r of s teps w i l l a lso increase t he n u m b e r of t a n k capac i tors (F igure 
2.6) a n d s i g n a l con t ro l b i t s . Therefore large si l icon area a n d compl icated 
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d i g i t a l s i g n a l c o n t r o l w i l l m a k e t he c i r cu i t n o t p rac t i ca l to i m p l e m e n t . 
Acco rd i ng to these cons idera t ions , we h ave deve loped a nove l a pp r o a ch to 
p r o d u c e a r a m p vo l t a ge s upp l y . The n e w t e c h n i q u e o n l y r e q u i r e s t w o 
a d d i t i o n a l t r ans i s t o r s a n d can be app l i ed to o rd i na ry non-adiabat ic d ig i ta l 
C M O S circuits. 
3.2 Architecture 
F i g u r e 3.1(b) shows t h a t a r a m p vol tage is app l i ed to t he P M O S source 
t e r m i n a l w i t h t h e ga te connec ted to g r o u n d . CL is b e i n g c h a r ged w i t h a 
cons t an t c u r r en t f r om VDD v i a t he P M O S c h anne l res istance. There is one 
m a j o r d r a w b a c k w i t h t h i s a p p r o a c h . A s f a r as t h e ga t e is c onnec t ed to 
g round , t he P M O S is on a n d the o u t p u t w i l l fol low the positive going r a m p 
voltage . However , d u r i n g the negat ive r a m p cycle, t he d r a i n t e r m i n a l is a t 
a h i g he r p o t e n t i a l t h a n t he source t e rm i n a l , a n d the o u t p u t w i l l d ischarge 
by t he nega t i ve go ing r a m p vol tage. A diode is used to p reven t t he ou t pu t 
f rom d i scha rg i ng d u r i n g the negat ive r a m p cycle. The s ame is t r ue for the 
N M O S d ischarge c ircui t t h a t a d iode is i nser ted to prevent the ou tpu t from 
charg ing . The diodes have solved the p r ema t u r e cha rg i ng a n d d i scharg ing 
p rob lem a t a cost of reduc ing the ou t pu t d ynam i c range by two diode drop, 
w h i c h m a k e s t h i s so l u t i on no t app l i cab le to low vo l tage des ign . W e have 
f o u n d ou t t h a t t h e o u t p u t p r e m a t u r e c h a r g i n g and d i s c ha r g i n g prob lems 
can a lso be solved w i t hou t any diodes as shown i n F igure 3.2. I n F igure 3.2, 
a r a m p vol tage is app l i ed to t h e ga te t e r m i n a l i ns tead o f t h e source 
t e rm ina l . 
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‘ Vdd 
Vdd ~ Charging with 
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Signal 
— ~ C l 
V 
F igure 3.2 . U s i n g gate t e r m i n a l contro l to produce r a m p vol tage 
The source po ten t i a l is a lways at a h i g h e r po ten t i a l t h a n t he gate, thus, 
c u r r e n t c a n on l y f low f r om source to d r a i n . The p r e m a t u r e d i s c h a r g i n g 
p rob l em of F i gu re 3.1(b) is solved. F igure 3.3 i l l us t ra tes a block d i a g r am of 
t he comp le ted r a m p voltage circuit t h a t i nc ludes t h e cha rg i ng a n d 
d i scharg ing contro l t rans is tors , r a m p vo l tage s upp l y (RVS) genera tor a n d 
C M O S logic b lock. R V S generator converts s i n u so i d a l s ignals i n to r a m p i n g 
vo l t a ge s i g n a l s . The de t a i l s o f t h i s g ene r a t o r w i l l be i l l u s t r a t e d i n t h e 
fo l lowing se ction. 
VDD 
I ^ 
RVS ~ ‘ 
generator _ I 
T  
厂+ CMOS Circuits ； 
F igure 3.3. Block d i a g r am of the completed R V S circui t . 
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3.3 Ramp Voltage Supply (RVS) 
Generator 
3.3.1 Introduction 
F i g u r e 3 .4 is a c i r c u i t d i a g r a m o f t h e r a m p v o l t a g e supp ly generator. 
The c i r c u i t conver ts a s i n u s o i d a l s i g n a l i n t o t h e r e q u i r e d r a m p waveform 
p a t t e r n s as s h o w n i n F i g u r e 3.5. The P M O S dr iver s i gna l uses 0.3 per iod of 
t he i n p u t s i n u s o i d a l s i g n a l to r a m p f r om 3 .3V d o w n to 0 .3V. S im i l a r l y , t he 
N M O S d r i v e r s i g n a l a l so uses 0 .3 pe r i od of t h e i n p u t s i n u s o i d a l s i g n a l to 
r a m p f r o m OV to 3V. T h e pr inc ip le of t he R V S genera tor w i l l be descr ibed 
i n t he fo l l ow ing sect ion. 
T outSinBar  
MOS diode J fTTo DT『I I 
Sine W a v e I [ — j - C M 3 / 厂0 
‘―'MRI H ~ S ^ To NMOS 
mTP ^ pj 隱 Dnver 
M4 Sine Wave- 1 . 、 
^   
Sine W a v e - r - i | — ^ BUF2 xf lT^ 
M 2 V \ ^ ^ 与 “ • T o PMOS    
M 6 outSin g Driver 
1 Sine Wave— i 
V D F F ^ ^  
° 
outSinRef 匕 > CK Q - i  
F i gu re 3.4. C i r cu i t d i a g r a m of t he r a m p vo l tage s upp l y genera tor 
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nCtrl J\ J  
pCtrl ~ ^ 一 
F i g u r e 3.5. Con t r o l s i g na l genera ted f r om R V S genera tor . 
3.3.2 Principle of the RVS generator 
I n F i g u r e 3 .4，we c a n see t h a t t h e N M O S a n d P M O S r a m p c on t r o l 
s i gna l s a r e o b t a i n e d f r o m a d i f f e ren t i a l s i n u s o i d a l s i g n a l (S ine) a n d 
( S i n e B a r ) . T h e S i n e a n d S i n e B a r p a s s t h r o u g h t w o s e p a r a t e ha l f-wave 
rect i f ier c i rcu i ts consist of N M O S diode (M2) a n d R 2 , a n d N M O S diode ( M l ) 
a n d R 1 to r emove t h e nega t i ve por t i on of t he s ine s igna ls . 
The s i m u l a t e d w a v e f o r m s o f t h e R V S gene r a t o r a re i l l u s t r a t e d i n F i gu re 
3.6. O u t S i n a n d o u t S i n B a r s i gna l s b o t h h a ve a 30% h i g h d u t y cycle. Then 
these t w o s i gna l s are a dded together by a n O R gate to p roduce the O R _ o u t 
w a v e f o r m as s h o w n i n F i g u r e 3.6. The O R _ o u t w a v e f o r m is u s e d as t h e 
c lock s i g n a l o f t h e pos i t i ve edge t r i g ge r ed D-flip flop. The 50% d u t y cycle 
o u t S i n R e f i s a p p l i e d to t h e i n p u t o f t h e D flip flop. S i n ce t h e D-fl ipf lop is 
t r i g g e r e d b y t h e p o s i t i v e r i s i n g edge , t h e o u t p u t o f t h e D-flipflop w i l l 
p roduce t h e S E L w a v e f o r m . T h i s l og i c h i g h o f t h e S E L w a v e f o r m is 
l oca ted exac t l y on t h e pos i t i ve cycle of S i n a n d n ega t i v e cycle o f S i n B a r . 
Hence , t h i s S E L s i gna l c an be used to generate t he two R V S o u t p u t s i g n a l s 
P M O S d r i v e r o u t a n d N M O S d r i v e r o u t by contro l l ing t he two 2-to-l 
mu l t ip lexers . 
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F i gu re 3.6. O u t p u t wave f o rm a t each node of t he R V S genera tor ou tpu t . 
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I n F i g u r e 3.6，we can see t h a t the P M O S d r i v e i o u t control s igna l stays 
on logic h i g h level w h e n the S E L s igna l is i n logic low. However , w h e n S E L 
s i g n a l c h anges f r om logic low to h i gh , t he P M O S d r i v e r o u t control s igna l 
w i l l keep i ts level above VDD-1 V tp I for a wh i le a n d t h en the s igna l r amps 
f r om V D D -1 V t p | t o | V t p |. S ince t h i s con t ro l s i g n a l is connected to the 
P M O S d r i ve r t r a n s i s t o r (F igu re 3.3)，the switch-on per iod of t h i s dr iver 
t rans is tor is abou t 30% of tota l period of the s inuso ida l wave. Similarly, the 
switch-on per iod of t h e N M O S dr iver t rans is tor contro l led by the 
N M O S d r i v e r o u t contro l s ignal is also 30% of to ta l per iod of the s inuso ida l 
wave . 
3.4 Circuit Evaluation 
W e have des igned a n inverter cha in test circuit us i ng a 0.6um 
technology as s hown i n Figure 3.7 to verify the des ign . The inverter cha in 
is 127-stage long w i t h ident ica l P M O S and N M O S trans istor sizes of 10/0.6 
a n d 4/0.6, respectively. A n ou tpu t buffer t h a t consists of 4 inverters is used 
to dr ive ex terna l load . The aspect ra t io of the ou tpu t dr ivers are shown i n 
Figure 3.7. The test c i rcu i t has a n R V S a n d non-RVS mode. I f Test P i n 1 
a n d 3 are connected to V D D , a n d Test P i n 2 a n d 4 are connected to G N D , 
t h e t es t c i r c u i t is i n non-RVS mode a n d is s i m p l y a n o r d i n a r y C M O S 
inverter cha in , wh i ch is used as a reference. 
The ou tpu ts of the R V S circuit are a lways synchronized to the r is ing or 
f a l l i ng edges of t he P M O S a n d N M O S r a m p dr iver signals. However, the 
d ig i t a l i n p u t s igna l is no t synchronized to t he r a m p dr iver signal. 
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Therefore a n o u t p u t de lay per iod exists t h a t is a pp rox ima t e l y w i t h i n one 
clock per iod of t he r a m p dr iver s igna l . To keep th i s de lay to a m i n i m u m , i t 
is c u s t o m a r y to ope ra te t h e r a m p vo l t age s i g n a l a t l eas t 10 t i m e s fas ter 
t h a n the m a x i m u m i n p u t frequency. 
V 
VdD T  
PMOS Driverl PMOS Driver 
TestPinU^^^；^ 〔 ^ ^ ^ ^ ^ T e s t Pin3 
127-stage chain inverter —l^output buffer 
Test —d. /I 
\Test Pin4 
NMOS Drfcri _ ] NMOS Driver 
<7 
F igure 3.7. 127-stage inverter cha i n u s i ng R V S generator control. 
3.5 Simulation Results 
= ： P o w e r consL impt ior* w i t h o u t RVS 
1 5 0 n P o w e r c o n s u m p t i o n with RVS 
1 . 3 0 n L 
1 .10n i.  
9 0 0 p L / 
7 0 0 p L ‘ 厂 
5 0 0 p i- 1 
3 0 0 p i j 厂 
100p Y ^ 
M 6 M 7 
— 1 0 0 p _ . _ _ . _ . _ . _ I _ . _ . _ . ~ . I i ~ • ~ . ~ • • ~ • • ~ . ~ ‘ ~ ‘ 
0 . 0 0 100n 2 0 0 n 
t i m e ( s ) 
F igure 3.8. C o m p a r i n g w i t h power consumpt ion between 127-stage 
inverter cha in us ing R V S and non-RVS. 
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I n t h i s sect ion we presen t t he s imu l a t i o n resu l ts of a 127-stage inverter 
c h a i n u s i n g R V S a n d non-RVS . A l O M H z s y m m e t r i c a l 3 .3V squa re wave 
w i t h e q u a l r i se a n d f a l l t i m e s e q u a l to I n s is a p p l i e d to t h e i n p u t of t h e 
127-stage i nve r t e r cha in . A l O O M H z s i nuso ida l s i gna l a n d its 
c omp l emen t a r y s i gna l w i t h offset magn i t u de s (i.e.0-3.3V) are app l ied to the 
c ircui t s h o w n i n F i g u r e 3.4. F i g u r e 3.8 shows t he to ta l post-layout 
s i m u l a t e d p o w e r c o n s u m p t i o n pe r cycle. The s i m u l a t e d c i r cu i t i n c l udes 
127-stage i n v e r t e r c h a i n a n d 4-stage o u t p u t d r i ve r connec ted to a 2 0 p F 
capac i t i ve load . The s i m u l a t e d power is e q u a l to 401 .53 p ico -watts for the 
c i rcu i t u s i n g R V S a n d 713.47 pico-watts for non-RVS. The power sav ing is 
43 .72%. 
3.6 Experimental Results 
H H m ^ H I H f l ^ ^ & k • 钃 
P U M M B ^ g ? 』 
F igu re 3.9. M ic ropho tograph of the ch i p . 
A d ie p h o t o of t he i nve r t e r c h a i n test c i rcu i t is s h o w n i n F i g 3.9. The 
tes t c i r cu i t w a s f a b r i c a t e d w i t h a n A M S 0 .6um doub l e -poly tr ip le-metal 
technology. 
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, To differential 
LM317 i ’ . I I I _ _ 
9V V d d 如 1 ™ ^ 
batteiy T l ^dj r W h u T T 
丄 H f-l T Testing Chip OUI • 
丁 hf ~ ^ G N D 
*顶： / T P 2 T P 4 C I R p C m n 
Testing Pin [ V i i " t t — 
U J T T 
F i g u r e 3 .10. S c h e m a t i c d i a g r a m of t he t e s t i n g c i rcu i t . 
T h e t es t c i rcu i t u s e s a 9 V b a t t e r y p owe r s u p p l y a n d d o w n conver t the 
9 V to 3 . 3V b y a L M 3 1 7 vo l t age regu l a to r . The p u r p o s e o f u s i n g a ba t t e ry 
s u p p l y is t o m i n i m i z e t h e no i se in ter ference f r o m t h e p o w e r s upp l y . A 5 
o h m c u r r e n t s e n s i n g res i s to r is connec ted b e t w e e n t h e t es t c h i p a n d the 
3 .3V D C supp ly . A n act ive d i f ferent ia l probe is used to m e a s u r e t he vo l tage 
d rop across t h e c u r r e n t sens i ng resistor . A 10 M H z squa re w a v e a n d a 100 
M H z s i n u s o i d a l s i g n a l a re app l i ed to t he test ch ip . 
p ^ . 一 ^ ” 滅 
Figure 3.11. Test ing circuit . 
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‘‘ I 1 ‘ 
F i gu r e 3.12. E x p e r i m e n t a l s e t up . 
F i g u r e 3.11 a n d F i g u r e 3.12 a re t h e t e s t i ng c i rcu i t a n d t he 
e x p e r i m e n t a l s e t u p . 
— r i — 卞 ― — 『 一 ^ ― r ^ 丄 
i: Input Sipnai t ；： 
—‘…—―‘"j' ^ '1 I I" jj 
二::— - -y ———I:;'::.————一 i" "-I jP 
(….).-.,丄—.„‘.-,.,. i-- I 一一, —了 
I ？ I I 
^ i: t I ； 
I ！ M _ I _ i 
j T I.. ....................I I 一L-
Figu re 3.13. C u r r e n t dens i ty wave fo rm f rom t he tes t i ng ch ip 
(a) u s i n g R V S a n d (b) non-RVS 
F i g u r e 3.13 s h o w s t he m e a s u r e d w a v e f o r m o f t h e curren t sensing 
res i s to r for b o t h R V S a n d non-RVS m o d e . I n F i g u r e 3 .13 (a), t h e p e a k 
vol tage of t he cur ren t se n s i ng resistor is decreased by 68% compa r i ng w i th 
t h e non-RVS mode of F i g u r e 3.13 (b). The measu red power consump t i on is 
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e q u a l to 431 .03 a n d 740.09 pico-watts for R V S a n d non-RVS, respectively. 
Th i s e x p e r i m e n t a l r e s u l t s s how a m e a s u r e d p o w e r s a v i n g s of 41 .76%. 
F i gu re 3.14 shows t h e i n p u t a n d o u t p u t wave f o rms of t he test c i rcu i t i n 
R V S mode . 
I JT I i ^ j ！ i k J 
； ‘ -ViMi-ifc.,^ -^ .. 1  
. 一 - . -1 . .„ .. 
I I i I i S I S I 
• ‘ ••‘ ‘ — I- ‘ -1 —- 一-4-. ^ . ~一--良.i—I "- - —•-' 
"i ,丨 i [ i......：厂 1 … i I 
I I I i ^ i < i ^ I 
/ ! fl i i T i I i J i i 
1 i i I l\ ？ i I j • 1 I 
1 ！ \ i i I \ I if i 
^ I I 、 K ~ . , I I I I 
F igure 3.14. (a) I n p u t waveform and (b) ou tpu t waveform 
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Chapter 4 Asynchronous Circuit 
Technique 
4.1 Introduction 
W e h a v e d e s c r i b e d t h e n o v e l a d i a b a t i c c i r c u i t w i t h r a m p i n g vo l tage 
s u p p l y i n C h a p t e r 3. A l t h o u g h t h e c i rcu i t c a n save 4 0 % of p o w e r compa r i ng 
w i t h c o n v e n t i o n a l C M O S c i rcu i t s . W e w a n t to f u r t h e r r e d u c i n g t h e p owe r 
c o n s u m p t i o n b y e l i m i n a t e t h e g loba l clock. W e p r o p o s e t o o p e r a t e t h e 
a d i a b a t i c c i r cu i t i n a s y n c h r o n o u s m o d e w h i c h c a n speed u p t h e o pe r a t i o n 
speed a n d a l s o s a v e p o w e r c o n s u m p t i o n . I n S e c t i o n 2.4，we k n o w t h a t 
a s y n c h r o n o u s c i rcu i t s h a v e severa l a dvan t ages . The goa l is to c o m b i n e t he 
a d v a n t a g e s o f b o t h a d i a b a t i c a n d a synch ronous c ircu i ts . 
4.2 Architecture 
I n S e c t i o n 2 . 4，w e h ave s h o w n t h e m a i n d i f ference be tween 
a s y n c h r o n o u s a n d synch ronous c ircui ts is t h e m a s t e r clock. I n 
a s y n c h r o n o u s c i rcu i t , h a n d s h a k i n g s igna ls are u s e d to c o m m u n i c a t e w i t h 
o t h e r a s y n c h r o n o u s c i r cu i t s . The m a s t e r c lock r e p l a c ed by h a n d s h a k i n g 
s i gna l s c a n r educe p o w e r consump t i on o f t h e m a s t e r clock a n d unnecessary 
sw i t ch i ng . 
F i g u r e 2 . 8 s h o w s a M u l l e r D i s t r i b u t o r B l o c k ( M D ) t h a t is u s e d to 
h a n d l e r eques t a n d acknow ledge h a n d s h a k e protocols . A lso , a D e l a y B lock 
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is i nser ted a t t he o u t p u t of t he M D to m a t c h the la tency of the Comb i na t i o n 
Log ic (CL) . The M D b l o c k a n d D e l a y B l o c k are t h e b a c k b o n e o f a n 
a synch ronous circuit. 
4,2.1 Muller Distributor Block Design 
To i m p l e m e n t a M u l l e r D i s t r i b u t o r ( I t is a lso ca l l ed M u l l e r P i pe l i ne ) 
c ircui t b l o c k , w e h a v e t o desc r i be a M u l l e r G e l e m e n t f i r s t because t he 
M u l l e r D i s t r i b u t o r is based on a Mu l l e r C ^element logic circuit . 
C = t z ^ ^ c 
a - ^ r 
[—I a b I y 
ih-l "o~o""o 
_ 0 1 No change 
I 1 0 No change 
勺 1 1 1 
F igu re 4.1. The M u l l e r C-element： 
symbol , imp l emen t a t i on , a n d true tab le . 
A M u l l e r G e l e m e n t is s h o w n i n F i g u r e 4.1. I t i s a s t a t e-ho l d i ng 
e lement m u c h l ike a n asynchronous set-reset latch. W h e n bo th i npu ts are 0 
the ou t pu t is set to 0，and w h e n bo th i npu ts are 1 the ou t pu t is set to 1. F o r 
o the r i n p u t c o m b i n a t i o n s t he o u t p u t does no t change . Consequen t l y , a n 
observer see i ng t h e o u t p u t c h ange f r om 0 to 1 m a y conc l ude t h a t b o t h 
i n p u t s are now a t 1； a n d s im i l a r l y , a n observer see ing the o u t p u t change 
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from 1 to 0 m a y conclude t h a t bo th i npu t s are now 0. 
C o m b i n i n g th i s w i t h the observat ion t h a t a l l asynchronous circuits rely 
on h a n d s h a k i n g t h a t involves cyclic t rans i t ions be tween 0 a n d 1，it shou ld 
be c l ea r t h a t t h e M u l l e r O e l e m e n t is i ndeed a f u n d a m e n t a l componen t 
t h a t is extensively used i n asynchronous circuits. 
Ac、 
A c k o u i ^ ^  
R e q , „ ~ • R e c i o u t 
1 r 
Enableout 
Figure 4.2. Mu l l e r distr ibutor . 
Ack,„ 
Ack。ut—« ^ ^ ^ ^ ^ ^  
(a) I ” 
C [1-1] C[i] C [i+1] 
Rea,„ _ I I I I  
ca-1] — J：； L _ _ n L  
c t , . ^ ^ ~ L _ r - L ^ 
(b) C [1+1] ^ I 1 I — — 
Figure 4.3. (a) 4-phase bundled-data p ipe l ine(b) waveform 
F i g u r e 4.2 shows a c i r cu i t t h a t is b u i l t f r om a O e l e m e n t a n d an 
inverter. T h e circuit is k n o w n as a Mu l l e r distr ibutor, wh i ch is the 
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b a c k b o n e o f a s y n c h r o n o u s c ircu i ts . F i g u r e 4.3 (a) is a 4 p h a s e b u n d l e d -data 
p i p e l i n e b u i l t w i t h M u l l e r d i s t r i b u t o r s ( M D ) . T h i s p i p e l i n e o p e r a t e s on 
h a n d s h a k e pro toco l . A f t e r a l l o f t h e O e l e m e n t s h a v e b e e n i n i t i a l i z e d to 0 
t h e l e f t M D s t a r t s t h e h a n d s h a k i n g . To u n d e r s t a n d w h a t h a p p e n s let's 
cons i de r t h e i t h C^element，C[i]: I t w i l l p r opaga t e a 1 f r om i ts predecessor, 
C[i-1], on l y i f i ts successor, Ct'+l], is 0. I n a s i m i l a r w a y i t w i l l p r opaga t e a 
0 f r o m i ts p redecessor i f i ts successor is 1. I t is o f ten u se f u l to t h i n k of t he 
s i gna l s p r o p a g a t i n g i n a n a synch ronous c i rcu i t as a sequence of waves , as 
i l l u s t r a t e d a t F i g u r e 4 .3 (b). I n a dd i t i o n , t h e f i rs t r e ques t i n j ec ted by t he 
left h a n d e n v i r o n m e n t w i l l r each t he r i g h t h a n d e n v i r o n m e n t . I f t h e r i g h t 
h a n d e n v i r o n m e n t does n o t r e s p o n d to t h e h a n d s h a k e , t h e p i p e l i n e w i l l 
e v en t u a l l y f i l l . I f t h i s h a p p e n s t he p i pe l i ne w i l l stop h a n d s h a k i n g w i t h t he 
left h a n d e n v i r o n m e n t - t he p ipe l i ne behaves l ike a r ipp le t h r o u g h flip -flop. 
The de l ay b locks are i nse r ted i n t he reques t s i gna l p a t h , w h i c h are used to 
m a t c h t h e l a tenc ies o f t h e f unc t i on blocks. 
4.2.2 Delay Block Design 
T h e d e l a y c i r c u i t is bas i ca l l y a n i nve r t e r de l ay c h a i n . E a c h i n ve r t e r 
de l ay s t age c a n be m o d e l e d as a s imp l e R C c u two rk . A s we k n o w t h a t t he 
p r o p a g a t i o n de l ay for a s imp l e R C n e two r k is a pp r ox ima t e l y e q u a l to 0.69 
R C , whe re R is t he average of the P M O S a n d N M O S on res is tance a n d C is 
t he pa r as i t i c load . Un fo r t una t e l y , th i s s imp le R C ne two rk mode l provides a 
very r o u g h a p p r o x i m a t i o n of t he a c t u a l t r a n s i e n t behav i o r o f the inver ter 
stage. 
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i 254fF 
F i gu re 4 .4 . D e l a y c ircu i t . 
I n [17] C M O S D i g i t a l I n t e g r a t e d C i r c u i t t e x t b o o k , t h e p r o p a g a t i o n 
de l ay t i m e is de r i ved i n f o l l ow ing equat ion-
tpHL = C l o a d / K n G n x [2Vtn / G n + l n ( 4 G n / V D D - 1)] E q u a t i o n 4 . 1 
w h e r e G n二V D D - V t n ; K n = uCox(W/L)； 
T h e p r o p a g a t i o n d e l a y c a l c u l a t e d f r o m E q u a t i o n 4 .1 is e q u a l to 423 .4ps 
w h i c h does no t i n c l u de a n y pa r a s i t i c capac i to r cons idera t i on . . 
【nput 
• 薩• . J. I I  
0: Output 
^ M r 
i V J 
• • • — ‘ 
0 0 如tOt1 time { . ) t3 til-
F i g u r e 4.5. W a v e f o r m of post-layout s i m u l a t i o n . 
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I n o rde r to accura te ly m a t c h t h e latencies of t h e f unc t i on blocks, more 
accu ra te p r op aga t i o n de lay t i m e is ob t a i ned f r om s i m u l a t i n g t he extracted 
l a y o u t o f a n i n ve r t e r s tage . The s i m u l a t i o n r esu l t is s h o w n i n F i gu re 4.5. 
As we know that the propagation delay times tpHLand tpLH determine the 
i nput-to-output s i gna l de lay d u r i n g t h e high-to-low a n d l o w to -high 
t r ans i t i o ns of t he o u t p u t , respectively. By def in i t ion , tpHLis t he t ime delay 
be tween t h e ¥50%" t r ans i t i on o f t he r i s i ng i n p u t vo l tage a n d the 
V 5 o%-transist ion of t he f a l l i ng o u t p u t vo l tage . S im i l a r l y , t p L H is def ined as 
t he t i m e de lay be tween t he V50%-transit ion of the f a l l i ng i n p u t vol tage a n d 
t he V 5 0%-transit ion of t he r i s ing ou t pu t voltage. Therefore, the p ropaga t i on 
de lay can be ob t a i ned by fo l lowing ca lcu lat ions . 
tpHL = t l - to = 453 .598ps 
t p L H = t 3 - t 2 = 4 5 7 . 5 5 1 p s 
tp 二（ tpHL + t p m ) / 2 二（453.598p + 457.551p) / 2 二 455.5745ps 
F r o m t h e c a l c u l a t i o n s , t h e p r o p a g a t i o n de l ay is 455 .574ps w h i c h is 
l onge r t h a n t h e r e su l t o b t a i n f r om E q u a t i o n 4.1 by 7 .6%. To ensu re t h e 
p ropaga t i on de lay t ime can m a t c h exactly the latency of t h e funct ion block. 
Two extra t rans is tors are connected to the power supp ly a n d g round of the 
i nve r t e r as s h o w n i n F i g u r e 4.6. The ext ra P M O S t rans i s to r a n d N M O S 
trans is tor is connected to the posit ive a n d negat ive power supply 
respectively. 
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F i g u r e 4.6. D e l a y circuit connected w i t h extra t rans is tors . 
These t w o ex t r a t r a n s i s t o r s are ope ra t ed i n t h e l i n e a r reg ion w h i c h 
acts l i ke a res istor to l i m i t t he cur ren t flowing to t he capac i tor load . Thus, 
we c a n a d j u s t t h e de l ay t i m e of t he i nver te r c h a i n by con t ro l l i ng t he gate 
vol tages (De l ayVp a n d De l ayVn ) to these two t rans is tors . 
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So f a r , w e h a v e d e s c r i b ed a d i a b a t i c a n d a s y n c h r o n o u s t e c h n i q u e i n 
C h a p t e r 3 a n d 4 respect ively. I n t h i s chap te r , w e w i l l p r e sen t the 
t e c h n i q u e s o f o p e r a t i n g a n a d i a b a t i c c i r cu i t i n a s y n c h r o n o u s m o d e . F o r 
s imp l i c i t y , w e c a l l t h i s c o m b i n a t i o n as a d i a b a t i c -asynchronous t e chn i q ue 
(AAT). A 4X4-bit p i p e l i n e Non-add i t i ve M u l t i p l i e r M o d u l e ( N M M ) 
m u l t i p l i e r is u sed to ver i fy t h e opera t i on o f t h i s new 
ad i aba t i c-asynchronous c ircu i t . 
5.2 Combination of Adiabatic and 
Asynchronous Techniques (AAT) 
F i g u r e 5 .1 s hows t h e a r ch i t e c t u r e of t he n e w A A T c i rcu i t . The ou t pu t 
wave f o rm (enab le s igna l ) f r om a M u l l e r D i s t r i b u t o r ( M D ) i n t h e 
Asynch ronous B lock is used to swi tch on/off a s i nuso i da l wave generator . I f 
t h e genera tor is s w i t c h e d on , t he s i n u s o i d a l wave s ( s i ne a n d s inBar) 
g e n e r a t e d f r o m i t a re conver ted i n t o t w o R V S con t ro l s i g n a l s ( p C t r l a n d 
nCtr l ) . The pr inc ip le of t he R V S generator has been descr ibed i n Chap t e r 3’ 
s e c t i o n 3 .3 .2 . T h e n , p C t r l a n d n C t r l a r e u s e d to d r i v e t h e P M O S a n d 
N M O S d r i v e r t o a ch i eve a d i a b a t i c c h a r g i n g i n t h e c o n v e n t i o n a l C M O S 
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logic c i rcu i t . Therefore , the ad i aba t i c sw i tch ing opera t ion is control led by 
the acknowledge s i gna l generated f rom the Asynchronous Block. I n 
a dd i t i o n , t he l a tency of t he C M O S c ircu i t s hou l d m a t c h t he De l ay i n the 
Asynchronous Block. 
Asynchronous Block 
• V T 一 飞 He 1 
她 i n 1 I 
A c k o u t — I 
R e q n - j r ^ ^ — 一 一 i S ^ 」 
e n a b l ^ P i p ^ H H o 丨 ， ^ R e q ^ ^ ^ d 
Sinusoidal J U L ^ CMOS _ D-VF I — • 
Wave Input Signal T^tput 
Generator | 」 
sine ^ NMOS driverV 
RVS - J n C t r l 
Generator ^  
pCtrl 
F igu re 5.1. B lock d i a g r am of ad iaba t i c c ircuit operated 
i n asynchronous mode . 
There are three advantages of operat ing ad iabat ic circuit i n 
asynchronous mode : 
First， in c onven t i ona l ad i aba t i c circuit, the ou tpu t s are synchron ized 
w i t h the A C power clock. However , the i npu t s are not synchron ized w i t h 
t h e A C powe r c lock. Thu s , t he re exists a n u n c e r t a i n pe r i od w h e n t he 
ou tpu ts w i l l become val id . One common technique to solve th is prob lem is 
to increase A C clock frequency. Therefore, most ad iaba t ic circuits us ing a 
5-2 
Chapter 5 Adiab a tic As vnchronous Multiplier 
f as ter A C p o w e r clock frequency, s uch as a 10:1 ra t i o be tween t he A C power 
c lock a n d t h e i n p u t d i g i t a l c lock. T h i s is t h e m a j o r d r a w b a c k of a d i a b a t i c 
c ircui t b e c a u s e i t l i m i t s t h e m a x i m u m ope r a t i n g f requency . W e c a n solve 
t h i s p r o b l e m by o p e r a t i n g t h e a d i a b a t i c c i rcu i t i n a s yn ch r onou s mode . The 
s ynch ronous p r o b l e m be tween i n p u t a n d p o w e r clock is so lved by 
e l i m i n a t i n g t h e clock. 
Second , a d i a b a t i c c i rcu i ts u s i n g a n A C power s u pp l y are k n o w n to h ave 
very no i sy o u t p u t s because the A C supp ly s i gna l coup les to t he ou tpu t s . W e 
c a n s upp r e s s t h e no ise by o p e r a t i n g a n a d i a b a t i c c i r cu i t i n a s y n c h r o n o u s 
mode . The g l oba l A C powe r s upp l y is rep laced by a loca l A C powe r s upp l y 
w h i c h w i l l t u r n o n a t a specif ic t ime , t h u s there w i l l be less noise genera ted 
b y t h e A C power supp ly . 
T h i r d , c o n v e n t i o n a l s y n c h r o n o u s c i r cu i t s ( a d i a b a t i c or n o i r a d i a b a t i c 
c i r c u i t s ) a c t i v a t e a l l t h e log ic b l o cks a t every c lock cycle t h a t c o n s u m e 
unnecessa ry p o w e r . H o w e v e r , i n a synch ronous circuits, o n l y t h e b l o c k 
process ing i n f o r m a t i o n w i l l be ac t i va ted . Thu s , a synch ronous circuits 
c on sume less power t h a n synchronous circuits . 
5.3 Oscillator Block Design 
I n C h a p t e r 3，we have s hown t h a t t he R V S contro l s igna ls are ob ta i ned 
f r o m s i n u s o i d a l w a v e a n d i t s 180 deg ree out-of-phase coun t e r pa r t . Th i s 
sect ion describes t he des ign of t he d i f ferent ia l s i nuso ida l s i gna l generator . 
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V V V 
F i gu re 5.2. C M O S R i n g Osc i l la tor C i rcu i t . 
F i g u r e 5.2 is a s chema t i c d i a g r a m of th ree s tage r i n g osci l lator . T h e 
three i n ve r t e r s f o r m a pos i t i ve vo l t age feedback loop. I t c a n be f o u n d by 
s imp l e i n spec t i on t h a t t h i s c i rcu i t does no t h ave a s tab le ope ra t i ng po in t . 
The on ly D C ope ra t i ng po in t , a t wh i c h the i n p u t a n d o u t p u t vol tages of a l l 
i nver ters are e q u a l to t he logic t h resho ld Vth, is i nhe ren t l y uns t ab l e i n the 
sense t h a t a n y d i s t u r b ance i n node vo l tages w o u l d m a k e t he c i rcu i t dr i f t 
away f rom the D C opera t ing po in t . I n fact, a closed loop cascade connect ion 
of a ny odd n u m b e r of inverters w i l l d isp lay astable behav ior . 
I n th i s three-stage circuit , the osci l lat ion per iod T of any of the inverter 
o u t p u t vol tages can be expressed as the s u m the p ropaga t i on delay t ime of 
each inver ter . Gene r a l i z i n g th i s re l a t i onsh ip for a n a rb i t r a ry odd n u m b e r 
(N) of cascade -connected inverters , we obta in 
f = 1 / T = 1 / ( 2 * N * t p ) E q u a t i o n 5 .1 
where tp is equal to the average of tp HL and tpLH. 
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F i g u r e 5.3. S i n u s o i d a l w a v e genera to r c i rcu i t . 
W e h a v e r ep l a ced one of t h e i nve r t e r of F i g u r e 5.2 w i t h a N A N D gate. 
Therefore, one of t h e N A N D gate i n p u t s node c an be used to (Enab l e p in ) to 
s w i t c h o n or o f f t h e osc i l l a t o r . T h e c i r c u i t is s h o w n i n F i g u r e 5.3. I f t h e 
e n a b l e p i n is i n l o w l e ve l , t h e o s c i l l a t o r c i r c u i t w i l l b e sw i t ched off. 
O t h e r w i s e , t h e osc i l l a tor w i l l be i n a n as tab le s ta te . 
I n F i g u r e 5.3, one o f ex t r a i n v e r t e r is c onnec t ed to t h e o u t p u t o f t h e 
C M O S r i n g o s c i l l a t o r c ircui t , w h i c h is used to g e n e r a t e a 180 degree 
out-of-phase s igna l . U n d e r n o r m a l opera t i on , t h e o u t p u t o f a ring 
osc i l l a t o r is a s q u a r e w a v e . B y p l a c i n g a large e n o u g h capac i t o r a t each 
node，we c a n c o n v e r t t h e s q u a r e w a v e o u t p u t i n t o a p s e u d o s i n u s o i d a l 
s igna l . T h e n these two s i nuso ida l s ignals , S i ne a n d S i neBa r , are inser ted to 
t he R V S genera tor b lock to produce P M O S a n d N M O S dr iver control s igna l 
for t he a d i a ba t i c c ircu i t , w h i c h is s hown i n F i gu re 5.1. 
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5.4 Multiplier Architecture 
0 «£ , < 3 " A "o^o 
• 
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L  
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(b) 
a3 a2 aj HQ 
X b3 b^  bi bp 
城 
a3bj a^b! a^b^ a^b^ 
&3匕2 aib2 a^b^ 
+ 3^乜3 a^b] aib3 a^bs 
^ ^ ^ ^ ^ ^ ^ (c) 
F i g u r e 5.4. A schema t i c d i a g r a m logic symbo l a n d opera t i on ma t r i x of 
a 4-by-4 Non-addit ive Mu l t i p l y Modu l e ( N M M ) . 
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To ver i fy t h e p o w e r c on sump t i o n a n d ope r a t i n g speed i n A A T c i rcu i t 
d e s i g n , a 4x4-bi t p i p e l i n e m u l t i p l i e r is i m p l e m e n t e d . The a l g o r i t h m is 
b a s e d on a m a t r i x o f a 4-by-4 Non-add i t ive M u l t i p l y M o d u l e ( N M M ) [18] 
s h o w n i n F i g u r e 5 .4 (a) . I n fact , N M M a l g o r i t h m is a n u n s i g n e d a r r a y 
m u l t i p l i e r w h i c h is d irect m a p p i n g of t h e s u m m a n d m a t r i x . The a r ray 
compr ises of f u l l adders , mu l t i p l i c a t i on un i t ( A N D gates) a n d carry 
p ropaga t i on adder. I n order to use t h e u n s i g n e d a r r a y m u l t i p l i e r s for 
s i gned n u m b e r s , t w o p re -complementers a n d a pos t -complementers are 
requ i red . 
F i g u r e 5.4(c) s hows a 4-bit m u l t i p l i c a n d A(a3a2aiao) is m u l t i p l i e d by 
4-bit m u l t i p l i c a n d B(b3b2bibo) to ob t a i n a n 8-bit product 
P(P7P6P5P4P3P^1P0). F i rs t ly , ao t imes B(b3b2bibo)，which can be imp lemen t 
by a m u l t i p l i c a t i o n u n i t ( A N D gates) . Then , ai t imes B(b3b2bibo) a n d the 
p roduc t is sh i f ted by 1 b i t . Next , t h i s sh i f ted produc t resu l t is added w i t h 
t he p r oduc t resu l t s ob t a i ned f rom ao t i m i n g B(b3b2bibo). W e can observe 
t h a t i t is a s imp l e shift-add techn ique . A p a r t f rom th is , t he a lgor i t hm can 
be imp l emen ted in to p ipe l ine circuit because each shift-add calculat ion has 
equa l la tency t ime . 
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F igu re 5.5. Bas ic mu l t i p l i c a t i o n cell. 
F i g u r e 5.5 is a bas ic mu l t i p l i e r cell w h i c h is used to cons t ruc t NxN-bit 
a r ray mu l t i p l i e r . Based on the N M M a lgor i thm, t h e p ipe l ine mu l t i p l i e r can 
be i n s e r t e d reg i s te rs b e t w e e n 4x1-bit b lock as i l l u s t r a t e d i n F i g u r e 5.6. 
F i g u r e 5.6 is a synchronous p i p e l i n e mu l t i p l i e r t h a t w e u s e d as a n 
reference for t h e m e a s u r e m e n t s a n d compar i son . The M U L C E L L blocks 
a re 4x1 b i t m u l t i p l i e r s a n d I > F F s a re reg i s te rs for a c h i e v i n g p i p e l i n e 
purpose . 
F i g u r e 5.7 is a n a d i a b a t i c p i p e l i n e m u l t i p l i e r c i r cu i t w h i c h is q u i t e 
s i m i l a r to F i g u r e 5 .6 . H o w e v e r , t h e c lock p i n s ( D - F F - C K < 0 : 4 > ) of t h e 
registers a re connected to the 4-bundled h a n d s h a k i n g s igna ls i n the 
Asynch ronous Block , a n d the power p i ns (3 .3V IN<0 :4> a n d 0V IN<0 :4> ) of 
t he M U L C E L L b locks are connected to the a d i a b a t i c P M O S a n d N M O S 
dr ivers i n A d i a b a t i c B lock . The deta i l s of t he b l ocks inter-connect ion can 
be found i n F igure 5.8, arch i tec ture of who le proposed project. 
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Figure 57. 4x4 bit adiabatic pipeline multiplier 
(Proposed Multiplier Block) 
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F i gu r e 5.8. A r ch i t e c t u r e of who le proposed project . 
F i g u r e 5 .8 shows a comp le te b lock d i a g r a m a n d a l l connec t ions of t he 
p roposed tes t c ircu i t . There are seven b locks i n t h e p roposed c i rcu i t . They 
are I /O b locks, a synch ronous block, ad i aba t i c b lock, s i gna l genera tor block, 
p roposed a n d re ference m u l t i p l i e r b lock . The de t a i l s chema t i c d i a g r a m of 
each b lock c an be f o u n d i n A p p e n d i x 1. 
I n fact, t he tes t c ircui t consists of a 4x4 synch ronous p ipe l ine 
m u l t i p l i e r t h a t serves as a n reference, a 4x4 ad iabat ic-asynchronous 
p i pe l i ne mu l t i p l i e r , a 4x4 ad i aba t i c p i p e l i n e m u l t i p l i e r a n d a 4x4 
asynchronous p i p e l i n e m u l t i p l i e r . W e use m u l t i p l e x e r s to con f i gu re a n d 
select one o u t o f t h e four test c i rcu i ts . I n F i g u r e 5.8, t he re are 3 select ion 
p i ns , S E L _ A A T / S Y N _ I O , S E L _ A S Y N / S Y N a n d S E L _ O S C / E X T , w h i c h are 
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u s e d t o se lec t d e s i r e d t e r m i n a l o u t p u t s i n t h e m u l t i p l e x e r s . The d e t a i l 
i m p l e m e n t a t i o n of mu l t i p l exe r s i n t he b locks c an be f o u n d i n A p p e n d i x I . 
I n t h e f l ow ing pa r t , we are go ing to describe how use these 3 select ion p i n s 
to ach ieve each type of mu l t i p l i e r . 
1. Adiabatic -Asynchronous (AAT) multiplier 
To ach ieve t h i s ope ra t i on mode , we set S E L _ A A T / S Y N _ I O p i n as 0 to 
se lect A A T mu l t i p l i e r ' s i n p u t s a n d o u t p u t s . A l s o S E L _ A S Y N / S Y N a n d 
S E L _ O S C / E X T p i n a re set to 0 to e n ab l e b o t h A s y n c h r o n o u s B l o ck a n d 
S i g n a l Gene r a t o r B lock . I n addi t ion, the R E Q p i n is app l i ed w i t h a request 
s i gna l to ac t iva te t he asynchronous block. 
2. Adiabatic multiplier 
To achieve t h i s opera t ion mode , we also set S E L _ A A T / S Y N _ I O p i n as 0 
to select a d i aba t i c mu l t i p l i e r ' s i n pu t s a n d ou tpu t s . Howeve r the 
asynchronous b lock shou ld be switched off by set t ing S E L _ A S Y N / S Y N as 1. 
I n order to prov ide r a m p i n g control s ignals to the P M O S a n d N M O S driver 
i n t he a d i a b a t i c b lock , t he s i gna l genera tor b lock s hou l d be ac t i va ted by 
set t ing S E L _ O S C / E X T p i n as 0. 
S ince t h e a synch ronous b lock is d i s ab l e a n d t he proposed mu l t i p l i e r 
b l ock c a n n o t receive a n y clock s i gna l s f r om t he asynchronous b lock, t he 
S Y N _ C K p i n shou l d be app l i ed w i t h a synchronous clock s igna l to act ivate 
the proposed mu l t ip l i e r . 
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3. asynchronous multiplier 
To achieve t h i s ope ra t i on mode , we also set S E L _ A A T / S Y N _ I O p i n as 0 
to select a s y n c h r o n o u s mu l t i p l i e r ' s i n p u t s a n d o u t p u t s . A t t h i s t i m e , t h e 
s i gna l genera to r b lock shou l d be swi tched off by se t t i ng SEL—OSC/EXT as 
1 a n d t h e asynchronous b lock shou ld be sw i t ched on by sett ing 
S E L — A S Y N / S Y N as 0. 
The P M O S a n d N M O S dr iver i n t he ad i aba t i c b lock are app l i ed w i t h 0 
a n d 1 s t a t i c s i gna l (i.e. non- ramp i ng s i g na l ) f r o m E x t O S C _ p C t r l a n d 
Ex tOSC—nCt r l p i n respect ive ly i n the s igna l generator block. S im i l a r to the 
A A T m u l t i p l i e r , a r e q u e s t s i g n a l s h o u l d be a p p l i e d to t h e R E Q p i n to 
act iva te t he asynchronous block. 
4. Synchronous multiplier (reference circuit) 
To ach ieve t h i s o pe r a t i o n mode , a t t h i s t i m e S E L _ A A T / S Y N _ I O p i n 
shou ld be set to 1 for select ing synchronous mu l t ip l ie r ' s i n pu t s a n d outputs . 
A s yn ch r onou s clock s hou l d be a pp l i e d to t he C K _ R e f p i n to ac t i va te t he 
reference m u l t i p l i e r b lock . S ince t h i s is a synch ronous m u l t i p l i e r mode, 
S E L _ A S Y N / S Y N a n d S E L _ O S C / E X T p i n s h ou l d set to 1 to d i sab le bo t h 
asynchronous a n d s igna l generator block. 
So f a r , w e h a v e desc r i bed a l l t ypes of m u l t i p l i e r i n d e t a i l s . I n t h e 
fo l lowing two chapters , l ayou t considerat ion of th is proposed circui t w i l l be 
discussed a n d the power consumpt ion of a l l four types of mu l t i p l i e r circuits 
w i l l be measu red . 
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6.1 Introduction 
I n t h i s p ro jec t , a l l t h e c i rcu i t s were f a b r i c a t ed w i t h a 0.35|im C M O S 
process ( A M S C M O S C U P 0.35|i), w h i c h is a 4 m e t a l layers a n d 2 
poly-si l icon layers process. 
6.2 Floor Planning 
Floor p l a n n i n g can be the m a k e t)r-break a chip. A good floor p l a n could 
m a k e t he ch ip very easy to layout . I n fact, t he floor p l a n is t he ou t l i ne -only 
des i gn t h a t d i c t a tes h o w a l l t h e b locks are go ing to c o m m u n i c a t e to each 
o ther a n d how the s igna ls are connected be tween these blocks. 
F igure 6.1. F loor p l a n of t he test ch ip . 
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F r o m F i g u r e 5 . 8 i n C h a p t e r 5，we h a v e s h o w n t h e w h o l e p r o p o s e d 
p ro jec t a r ch i t ec tu re a n d t h e r e a re seven m a i n b l ocks . S i n ce t h e re ference 
m u l t i p l i e r b lock , R M B ( ( F i g u r e 5.6.) is v e r y s i m i l a r t o t h e p roposed 
m u l t i p l i e r b l o c k , P M B ( F i g u r e 5.7.)，these t w o b l o c k s o c cupy a l m o s t t h e 
s a m e a r e a . D u e t o t h e c h i p a r e a c o n s i d e r a t i o n , t h e s e t w o b l o c k s w i l l be 
a l i g n e d e a c h o t h e r ve r t i ca l l y as s h o w n i n F i g u r e 6 .1 w i t h t h e P M B o n top 
a n d t h e R M B t h e b o t t o m , r e spec t i ve l y . A l s o , t h e s e t w o b l o c k s s h a r e t h e 
s a m e g r o u n d r a i l , w h i c h c a n a lso save ch ip a rea . I n a dd i t i o n , t h e h e a d a n d 
t a i l a n d o f t h e g r o u n d a n d s u p p l y ra i l s are connec ted to t w o sepa ra t e pads , 
respect ive ly , w h i c h c a n reduce t he i m p e d a n c e of t h e g r o u n d rai ls . 
T h e n e x t c o n s i d e r a t i o n is t h e o t h e r t h r e e m a i n b l ocks , a s y n c h r o n o u s 
b l ock , s i g n a l g e n e r a t o r b l o ck a n d a d i a b a t i c b lock . These t h r e e b locks are 
p i t c h m a t c h e d t o t h e l e n g t h o f t h e m u l t i p l i e r b l o ck a n d p l a c e d above t h e 
P M B . T h e r e f o r e , t h e p l a c e m e n t o f t h e m a i n b l o c k s f o r m s a b l o c k l i k e 
squa re s h a p e t h a t is mo re a rea ef f ic ient . 
F i n a l , w e need to cons ider p l a c e m e n t of t he I /O b locks . J u s t l i ke F i g u r e 
5.8，the i n p u t b l o ck is p l a ced o n t h e left a n d t h e o u t p u t b l ock is p l a ced o n 
t he r i gh t . 
6.3 Routing Channels 
I n s t a n d a r d cel l l ayou t , power a n d g r o u n d w i res a re p l a ced o n t he t op 
a n d t h e bo t t om , respect ively. F i gu re 6.2 shows p l a c e m e n t of t he power a n d 
g r o u n d ra i l s o f a s t a n d a r d cel l [19]. W e use t he s a m e s t a n d a r d cell l a you t 
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t e c h n i q u e t o l a y o u t a l l t h e b l o cks b e c a u s e i n t h i s d e s i g n , w e u se b o t h 
c u s t o m d e s i g n ce l ls a n d s t a n d a r d cel ls f r o m a l ibrary. F o r e x a m p l e , ftie 
M u l l e r C-element ( F i g u r e 4.1) is a c u s t o m d e s i g n ce l l w i t h p o w e r a n d 
g r o u n d r a i l s o n t h e t op a n d b o t t o m , i n p u t s a n d o u t p u t s o n t h e le f t a n d 
r i g h t s ide of t h e b lock. 
VDD 
• • • • L i u D n n 
VSS •• J 
F i g u r e 6 .2 . I bwe r a n d g round ra i ls are p laced a l l t h e w a y to the 
extents of s t a nda r d cell. The m idd l e is fu l l of t rans is tors . 
F i g u r e 6.3 shows t h e a r r a n g e m e n t of c u s t om cells a n d s t a n d a r d cells 
f r o m a s t a n d a r d l i b ra ry . Th i s l ayou t t e c hn i q ue m a k e s power a n d g r ound 
connect ions very s imp le . The power a n d g round connect ions w i l l form grid 
l i ke structures w i t h m u l t i p l e connect ion po in ts to reduce the overall 
impedance . 
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F i g u r e 6.3. Typ ica l power r i ng u s i ng M e t a l Two buses 
(Source from: I C M a s k Des ign Essent i a l Layou t Te chn i ques Book) 
6.4 Power Supply 
Fo r p owe r m e a s u r e m e n t cons idera t i on , t he power s u p p l y to t he test 
chip is separa ted i n to the fo l lowing three power supplies： 
1. P o w e r s u p p l y to t h e p roposed ad iaba t i c-asynchronous mu l t i p l i e r 
circuit . 
2. Power supp ly to the reference synchronous mu l t i p l i e r circuit . 
3. Power supp ly to the E S D circuits a nd I /O blocks. 
F i g u r e 6 .1 shows the t w o p owe r s u p p l y r a i l s . The b o t t o m one is to 
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supp l y power to t he synchronous mu l t i p l i e r (i.e. reference mu l t i p l i e r block) 
a n d t h e u p p e r one is to s u p p V power to t he proposed m u l t i p l i e r b lock, t he 
a s y n c h r o n o u s b lock , t h e s i g n a l gene ra to r b lock a n d t h e a d i a b a t i c b lock . 
O n e of t he power ra i l s w h i c h is not shown i n F igu re 6.1 is t he power supp ly 
power to t he E S D circuits , t he i n p u t block a n d o u t p u t block. The purpose of 
i s o l a t i n g t h e E S D a n d I / O p o w e r s u p p l y is b e c a u s e w e do n o t w a n t to 
i n c l u d e t h e p o w e r consumed by t h e E S D a n d I / O c i r c u i t s i n t h e p o w e r 
c o n s u m p t i o n m e a s u r e m e n t . 
6.5 Input Protection Circuitry 
W e need E S D (Electrostat ic d ischarge) p ro tec t i on to a l l t he i n p u t p i ns 
w h i c h are d irect ly connected to t he gate of a t r ans i s t o r E S D 
(E lec t ros ta t i c d i scharge) m u s t be i n c l uded i n these p a d s i n order to avo id 
t he des t ruc t i on of t rans is tors d u e to gate -oxide b r e a k d o w n by static 
e lec t r i ca l cha rge . Th i s cou l d eas i ly h a p p e n w h e n a large s t a t i c po t en t i a l 
exceed t h e b r e a k d o w n p o t e n t i a l o f t h e ga te ox ide is a p p l i e d to t h e ga te 
i n p u t . The ga te oxide b reaks down a n d the t rans is tor no longer funct ions 
properly. 
Figure 6.4. The phys ica l l ayout of t he I /O p a d I C P from l O L I B 4 M library. 
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F i gu re 6.5. The schema t i c d i a g r a m of t he I /O p a d I C R 
The d i g i t a l I / O p a d ( ICP) is u sed i n t h i s pro ject . The phys i c a l l ayou t 
a n d t h e s imp l i f i ed s c h e m a t i c d i a g r a m are s h o w n i n F i gu re 6.4 a n d 6.5 
respect ively. I C P is a d ig i t a l i n p u t p a d cell w i t h bu f fe r s tages a n d C L A M P 
diodes. The w o r k i n g p r inc ip le of th i s c ircui t is very s imp l e . The two diodes 
f o rm a l t e r n a t e cha rge flow p a t h s w h e n a very l a rge vo l t age is a pp l i e d to 
t h e i n p u t p a d . O n e o f t h e d iodes w i l l b r e ak d o w n to d i scharge t he extra 
energy e i t he r to g round or power supply . 
6-6 
Chat)ter 6 Lavout Consideration 
6.6 Die micrographs of the chip 
Figure 6.6. M i c r opho t o g raph of the die 
F i g u r e 6.6 shows a m ic ropho to g r a p h of t h e d ie , t he re a re 3 different 
test circuits on th i s die. The test circuit of the proposed project occupies the 
t op p a r t o f t h e d ie . T h e w h i t e rectangle a rea w i t h "Test ing C i r cu i t " is 
i nd i c a t ed . 
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7.1 Introduction 
W e h a v e s i m u l a t e d t h e ad i aba t i c-asynchronous test c i rcu i t w i t h t h e 
Spectre s i m u l a t o r u n d e r Cadence env i r onmen t . The post-layout s i m u l a t i o n 
resu l ts w i l l be p resen ted i n th i s chapter . 
7.2 Muller Distributor Control Signal 
Delay_Vp “ “ ~ 
Delay_Vn ^ ~ \ ~ \ 
一 \ Delay> ^ h Dday_VpX 
REQ - p L ^ Detlw oelvn — 
， w H yf “ T ' ' 
A A A A A A A • 分 
° ？ V V V V V • i i i 
s § . § ^ i ^ 1 2 
s 1 S ^ 6 f 6 2 Q 
o I 5 £ ^ 
F i gu r e 7.1. M u l l e r p ipe l ine or M u l l e r d is t r ibutor . 
( I t is a sub-block i n Asynchronous Block) 
W e h a v e a d d r e s s e d t h e i m p o r t a n t i ssues of the M u l l e r D i s t r i b u t o r 
contro l c i rcu i t w h i c h is s h o w n i n t h e F i g u r e 7.1 . I t is u s e d to gene ra te 
asynchronous clock s igna l s to control s igna l genera tor b lock a n d proposed 
mu l t i p l i e r b lock. 
7-1 
Chapter 7 Simulation Results 
Delay_Vp ) 
Delay_Vn ——5 Muller Distributor 
R E Q — 八 A A A 
VDD—ADIA——^ & 
G N D » O O Q O O O O O O 
I ① 丨 ① I ① I I 
LJ_' S LL' 5 U- 5 U- s L^ 
L L C O L L C a L L O J l J - a J L J -
q i S Q I S Q I S q i S Q 
SYN_CK 一 "^   
MuV V V V y _ 
SEL ASYN/SYN MUX丫 Y T 丁 _ —— 
- A、'&、' A、必’A-A- 4 、 ’ 隨 
V V V V V X V X V 
^ O ^ o 乂 O O 义 
t S t ' 1 t ' s t ' s TC Sinai Generator 
Q 2 Q ? 6 月 Q 2 Q Block 
山 山 4, EnableOSC<0:3> 
J — • 
I D^-FF_CK<Q:4> 
To Proposed Multiplier 
Block 
F igure 7.2. M u l l e r D i s t r i bu to r added w i th M U X s for externa l clock 
F igu re 7.2 shows the asynchronous block wh i ch is imp lemen t i ng 
M u l l e r D i s t r i bu to r sub-block a n d mult ip lexers. The lower level schemat ic 
d i ag rams a n d connect ions are shown i n Append i x 1. I n F i g u r e 7.2，there 
are f ive mult iplexers, M U X s , inserted i n t h e I > F F s i g n a l paths . The 
purpose is to al low us to select either anexterna l clock s igna l or a n internal 
generated s igna l for the D-flip flop i n the proposed mu l t ip l i e r b lock. I n fact 
there are two advan tages for th is design. 
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1. I t t h e r e a re a n y p r o b l e m s a t t h e a s y n c h r o n o u s b l ock , we c a n by-
p a s s t h e a s y n c h r o n o u s b l o c k a n d r ep l a ce i t w i t h ex t e r n a l clock 
s i gna l s . 
2. W e c a n sw i t c h t h e o pe r a t i o n f r o m ad i aba t i c-asynchronous 
m u l t i p l i e r to a d i a b a t i c mu l t i p l i e r . The de t a i l s h a v e been 
desc r i bed a t p a g e 5-11. 
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F i g u r e 7.3. P o s t - l a you t s i m u l a t i o n of t h e a synch ronous block. 
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F i g u r e 7.3 is t he post-layout s imu l a t i o n resu l ts ob t a i ned f rom F igu re 
7.2 c i rcu i t des ign . D-FF_CK<0 :4> s igna ls are used to contro l t he D-FFs in 
t he p roposed m u l t i p l i e r block shown i n F i g u r e 5.7. E n a b l e O S C < 0 : 4 > 
s i gna l s are u sed to enab le /d i sab le t he osc i l l a tor i n t h e s i g n a l genera tor 
block. The de ta i l connect ions can be found i n Append ix 1. 
I n t h e s i m u l a t i o n resu l t s , t he t i m e w i t h i n t h e pos i t i ve -edge request 
s i gna l to pos i t ive -edge ready s i gna l is 24.64ns, w h i c h m e a n s t he t ime for 
t he 4x4bi ts d a t a i n p u t to the 8-bits product ou tpu t is also equa l to 24.64ns. 
Since there are four p ipe l i ne stages i n the mu l t ip l i e r , the process t ime per 
each stage is e q u a l to 24.64ns / 4 = 6.16ns. Hence the m a x i m u m operat ion 
speed of the mu l t i p l i e r is equa l to 162.34MHz. 
Fo r a s y n c h r o n o u s c i rcu i t des ign , t he t i m e of t h e M u l l e r D i s t r i bu to r 
sub-block l im i t s t h e speed of t h e mul t ip l ier . E a c h p i p e l i n e s tage of t he 
mu l t i p l i e r (i.e. 4 x l b i t mul t ip l ier ) shou ld not be longer t h a n 6.16ns 
otherwise the delay t ime i n the Mu l l e r D is t r ibutor sub - block cannot ma tch 
t he de lay of t he mu l t i p l i e r t h a t w i l l produce wrong results. 
F i gu re 7.4 shows the t ime between 4x l b i t da t a i n p u t a n d the product 
ou tpu t bits. Th is block consists of p ipel ined combinat ion logic block. We can 
see the delay t ime of th is pipel ine stage is 661.595ps wh ich is much shorter 
t h a n 6 .16ns . Even t h o u g h t he b lock is opera ted i n a d i a b a t i c mode , t he 
delay t ime is a bou t doub le of 661.595ps. Therefore m ismatch fai lure 
be tween a synchronous block a nd mu l t i p l i e r block w i l l not h a p p e n i n th is 
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d e s i g n . 
Transient Response 
4 , 0 o： / R E Q  
J* • •v 圓 Q J ‘ 
> ： 
w 0 ,0 [ • • , • • ‘ • • . I . • • . J j A • • • I I I • • I I • I • I I • I _ I 
「。：斤〕<4> , . 
； ： L y J^ y -
-g.gnn r , , • • - - - • 1 \ L 
？ i — 」 飞 I L 
w - 1 . 0 - - ' ！… I . . . . ？^…• I I  
4 . 0 � a :斤 . ^ ^ 
A ^ J ^ 
> J , L_ 
一 — 1 . 0 h - T T - T - . • • • ! • • • I , • • • I I • I • I I • I I I • • I I I 
4.0 /P〕<1〉 , 
""""" r r" T 
^ —1.0 -TTTT - • . . . I I • I I • • • ' ' • ' ' ' ' • ' ' ' ' 
4 0 0: /P〕<0> . 
‘ f ‘ I 1 
> ： j , , L 
。 一 1 0 I . . • . I I. . • • I ！ I • • • • • • • I I i l l I • ' ' • ' • • ' ' ' ' ' ' ' ' ' 
• 0.0 10n Z0n 30n • 40n 50 门 
time ( s ) 
A- I.b4tt) delta: (bbl.ijHijp 2b .aa41m)“ “ 
B: (5.71153n 1-67439) slope: 40.5353M 
F igure 7.4 . Ca l c u l a t i o n t ime of 4 x l b i t m u l t i p l i e r sub-block. 
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7.3 Power Consumption 
7.3.1 Synchronous multiplier 
Transient Response 
500p •>： 1nteg(VDD_REF CURRENT) _ 
, J 
2 0 0 p • ^  
^ I —   
- 1 0 0 p   
1 6 0 m ^： VDD_REF CURRENT 
70.0m L 
-20.0m ^“―n^^"：— r^TVr' i i • ~rT  
4.0 -： CLCK  
> 2.0 -
0,0 - . , I i _ I _ _ I _ _ J - i _ I _ _ I _ _ I _ l L _ 1 _ ] _ 1 _ J - 1 _ I _ I ~ 1 J - j 1 1 ~ ‘ ~ ~ ‘ ‘ ~ ‘ ‘ ~ ‘ ‘ ~ ~ 
4.0 .»： data IN  
> 2.0 [ ^ ‘ 
- 薩 ， . . 1 . . . . ,...「• 
0 0 10n , ' • 20n “ ‘ 、_ 30n ' ' ' ' ' 40n 
time ( s ) 
A: del ta : 4yb.W;J4p) “ 
B: (50n 495.781p) slope: 9.92639m 
F igure 7.5. Cu r r en t waveform of synchronous mu l t i p l i e r (Ref. circuit). 
For synchronous mu l t i p l i e r i n F igure 7.5，the peak current d r a w n from 
the power supp ly is 86 .6mA. The peak current occurred a t the ready signal 
(i.e. f i f th clock s ignal ) , we can guess t h a t t he current is due to the ou t pu t 
buffer d r i v i ng a large paras i t i c capaci tance load. 
S ince the mu l t i p l i e r p ipe l i ned w i t h five D-FFs, the mu l t i p l i e r requires 
five clock cycles to complete one mu l t i p l i ca t i on . Hence the i n tegra t ion of 
t he c u r r e n t dens i t y w i t h i n t h i s f ive clock per iods is e q u a l to 496pA . I n 
a d d i t i o n , t h e ave rage c u r r en t a n d power c o n s u m p t i o n of t he reference 
mu l t i p l i e r can be obta ined below: 
7-6 
Chapter 7 Simulation Results 
Average curren t 
二 I n t eg ra ted Cu r r e n t wave fo rm / (Total n u m b e r of clocks x clock period) 
二 496p I (5 X 10ns) 
= 9 . 9 2 m A 
Average power consump t i on 
= A v e r a g e cur ren t x ( V D D - Average voltage across resistor) 
= 9 . 9 2 m A X (3.3V — 9 .92mV) 
二 3 2 . 64mW 
7.3.2 Adiabatic lasynchronous (AAT) multiplier 
Transient Response 
5.0 。： /RD丫 ^ ^ ^ I  
y-v / ® ) 1 f 
> 一 厂 1 ^  
一 一 1 . 0 ^ . . — ,.。，，I •   
40m VDD_ADIABAT1C CURRENT 
. j - v i ~ r^~^ 
一 - 2 0 m F   
300p 。： integ(VDD_ADIABATlC CURRENT) 
f 一 — 
100p L A ,., * 一 
-i00p   
4.0 / R ^ _ _ — 
> 2.0 i p" r 
一 0,0 ^, , 1 , , , ,1,. I ii ‘ |讀.• 
4 0 。： DATA IN  
> 2.0 r I 
一 10n' 20n ‘.？.、. '30n 40n 5, 
time ( s ) 
A- r i ^ b ; 2 t j n JJ»./b4bp) delta: (^M.KAa^n VI' l . lOTp) ‘ 
B: (33.422n 144,859p) slope: 5.32894m 
Figure 7.6. S imu l a t e d current waveform of t h e proposed Circui t . 
(AAT circuit) 
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-The s i m u l a t i o n resu l t s o f t he A A T m u l t i p l i e r a re s h o w n i n F i gu re 7.6， 
t he p e a k cu r ren t d r a w n f rom the power supp ly is 22 .28mA. 
The c a l c u l a t i o n t i m e is f r om t h e positive-edge of reques t s i gna l ( R E Q ) 
to t he pos i t ive edge of t he ready s igna l (RDY) . Hence t he i n t eg ra t i on of the 
c u r r e n t d en s i t y w i t h i n t h i s pe r i od is e q u a l to 148 .38pA . I n a dd i t i o n , t he 
a v e r a g e c u r r e n t a n d p o w e r c o n s u m p t i o n o f t h e A A T i m l t i p l i e r c a n be 
ob t a i n ed : 
Average current 
二 I n t eg r a t ed C u r r e n t wave fo rm / ( I rdy _ Ireq ) 
二 l l l p / ( 3 3 . 3 9 n s - 1 2 . 5 2 n s ) 
二 l l l p / 2 0 . 8 7 n s 
二 5 . 3 2mA 
Average power consump t i on 
二 Average cur ren t x ( V D D - Average voltage across resistor) 
二 5 . 32mA X (3.3V - 5 .32mV) 
= 1 7 . 5 3 m W 
7.3,3 Power comparison 
C o n p a r i n g w i t h t he reference c i rcu i t a n d t he A A T c i rcu i t , t he power 
save of t h e A A T c i r cu i t 二 (32.6 4 m W - 1 7 . 5 3 m W ) / 3 2 . 6 4 m W * 100% 二 
46.29%. The p e a k curren t o f the AAT circuit is decreased by 74.3% 
compared to the reference circuit. 
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-For s impl ic i ty , t h e s i m u l a t e d cu r ren t wave fo rms o f t h e ad iaba t i c 
m u l t i p l i e r a n d a s y n c h r o n o u s mu l t i p l i e r s a r e n o t s h o w n . The s imu l a t i o n 
resu l ts are a t t a ched u n d e r Append i x I I . The s u m m a r y of s imu l a t i o n results 
is s h o w n i n Tab le 7.1. 
Supply Voltage = 3.3V; Input: X (X3X2X1X0) = 1111; Y = 1111 
Operating frequency (Clock or REQ signal) = IQQMHz  
Nv Multiplier Adiabatic 。 , 
\ Type Synchronous 
AAT (with internal Asynchronous (Reference) 
Power sinusodial wave) 
Power l7.53mW 26.1mW 22.6QmW 32.64mW 
consumption  
Power saving 
compares with the 46.29% 20.04% 30.76% Not applicable 
reference circuit  
Tab le 7.1. Power compar i son be tween 4 types of mu l t i p l i e r 
C o m p a r i n g t h e p o w e r c o n s u m p t i o n among t h ree types of m u l t i p l i e r 
w i t h t h e re ference c i rcu i t , we c a n see t h e A A T mu l t i p l i e r saves 46 .29% 
power. The ad i aba t i c a n d asynchronous mu l t i p l i e r saves 20 .04% and 
30.76%, respectively. 
C o m p a r i n g t h e AAT mu l t i p l i e r w i t h the asynchronous a n d the 
ad iaba t ic mu l t i p l i e r , we can see the AAT mu l t i p l i e r exhib i ts a power saving 
of 22 .43% a n d 32.84% respectively. Therefore we can see t ha t t he 
comb i na t i o n of asynchronous a n d ad iaba t i c t echn ique can exhib i ts a more 
power sav ing . 
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I t i s s u r p r i s i n g t o see t h a t i n C h a p t e r 3, S e c t i o n 5, t h e 127-stage 
i n v e r t e r c h a i n a d i a b a t i c c i rcu i t exh ib i t s a power s a v i n g of 43 .72%, b u t t h e 
a d i a b a t i c m u l t i p l i e r o n l y e x h i b i t s a p o w e r s a v i n g o f 2 0 . 0 4 % . T h e m a i n 
r e a s o n is b e c a u s e o f t h e p o w e r c o n s u m e d a t t h e r i n g osc i l l a t o r i n s i g n a l 
gene r a t o r b lock (i.e. i n t e r n a l s i n u s o i d a l w a v e ) . A s w e k n o w t h a t t h e 
i n ve r t e r c h a i n c i r cu i t is a p p l i e d w i t h a n ex t e r na l s i n u so i d a l s i g n a l b u t t he 
a d i a b a t i c m u l t i p l i e r uses a n i n t e r n a l bu i l t - i n s i n u so i d a l s i g na l genera tor . 
The d y n a m i c p o w e r o f t h e osc i l la tor b lock c a nno t be i gnored . I n fact , i f we 
i nc rease t h e sca le o f t h e m u l t i p l i e r to 8x8b i t , t h e n t h e r a t i o o f t h e power 
c o n s u m e d a t t h e osc i l l a to r b lock c an be r educed a n d hence t h e exh i b i t i n g 
power s av i ng w i l l increase. I n fact, i f t he ad i aba t i c m u l t i p l i e r operates w i t h 
a n e x t e r n a l con t ro l s igna l , t he power sav i ng w i l l increase to 33.4%. 
C o m p a r i n g w i t h t h e ad i aba t i c quas i-s t a t i c C M O S m u l t i p l i e r i n [14]， 
w h i c h c a n on l y operate a t be low 5 0 M H z . t h e n e w a d i a b a t i c -asynch r onou s 
(AAT) m u l t i p l i e r c a n ope r a t e n e a r l O O M H z . A s m e n t i o n i n Sec t i on 7.3.2， 
t h e ope r a t i n g speed depends on t he de lay t ime i n t he M u l l e r D i s t r i bu to r . I n 
fact t h e m a x i m u m o p e r a t i n g f requency c an r each as h i g h as 1 6 2 M H z . W e 
de l ibera te ly s low d o w n t he opera t i on to 100 M H z to increase t he re l iab i l i ty 
o f t h e c ircui t . 
I n t ab l e 7.1，we observe t h a t power s a v i n g of a synchronous mu l t i p l i e r 
is 30 .38% c o m p a r i n g w i t h t h e reference circuit. W e expec t t h e p o w e r 
c o n s u m p t i o n of t hese t w o circuits to be very s i m i l a r because b o t h c i rcu i ts 
h ave a lmos t i den t i ca l s tructures . 
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T h e reason for t he s i m u l a t e d power sav ing be tween these two circui ts 
is a t t h e connec t i on of t he power a n d g round . I n synch ronous mu l t i p l i e r , 
t he powe r s u pp l y a n d t he g r ound t e rm ina l s are connected to the externa l 
V D D a n d G N D respect ively as shown i n F igure 7.7 (a). However , the power 
a n d g r o und t e r m i n a l s are conne cted to t he power supp ly v i a t he ad iaba t i c 
b lock as s h o w n i n F i gu re 7.7 (b). 
4xlbitMUL 4xlbit MUL 
sub-block sub-block 
「 面 I J j l j L J ' Z ^ U ' ] 
！ A Adiabatic i , 
GND"["0| sub-block |~hVDD 
B M 一 I — —— • — — • — 
VDD GND VDD GND 
(a) (b) 
F i gu re 7.7. (a) Synchronous supp ly t e rm ina l s ' connect ion 
( b ) Asynchronous supply termina ls ' connect ion 
The P M O S a n d N M O S drivers i n t he ad iaba t ic b lock l im i t the 
m a x i m u m curren t f lowing to the M U L block. A c c o r d i n g to following 
equa t i on , 
Is 二 （ U p C o x W ) / 2 L * ( I v g s l - I v t l )2 E q u a t i o n 7.1 
The m a x i m u m source peak current flowing from V D D to M U L block via 
the ad i aba t i c b lock (Figure 7.7(b)) is about 17.383mA，which is l im i ted by 
7-11 
flhanter 7 Simulation Results 
the- PMOS and NMOS drivers. However the current flowing to the 
synch ronous m u l t i p l i e r is m u c h h i g he r t h a n 17 .383mA. A s a r esu l t , t h e 
p owe r c o n s u m p t i o n i n asynchronous mu l t i p l i e r is less t h a n t h a t i n 
synchronous mu l t i p l i e r , 
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Chapter 8 Measurement Results 
8.1 Introduction 
I n t h i s c h a p t e r , we w i l l p r e sen t t he m e a s u r e m e n t r e su l t s of t h e four 
difference test c ircui ts (i.e. synchronous, asynchronous , ad i aba t i c a n d AAT) . 
A l l t h e e q u i p m e n t used i n t he exper imen t is s h o w n i n Tab l e 8.1. 
Equipment Model 
Di f fe ren t i a l Probe Ag i l en t 1159A ( i G H z ) 
M u l t i m e t e r H P 3441QA  
S i g n a l genera tor HP33120A 
Wave f o rm LeCroy L W 4 2 0 A 
G e n e r a t o r 400Ms/s 
F u n c t i o n generator H A M E G H M 8 1 3 0 
Oscil loscope H P i n f i n i u m oscilloscope (500MHz ) 
Logic A na lyzer Ag i l en t 1692A  
Power Supp l y Tektronix CPS250 Trip le O u t p u t 
Tab l e 8.1. The equ i pmen t used i n t he expe r imen t 
8-1 
Chanter 8 Measurement Results 
8.2 Experimental Setup 
8.2.1 Testing Circuit 
F i g u r e 8 . 1 s h o w s t h e s c h e m a t i c d i a g r a m o f t h e t e s t c i r c u i t . W e u s e 
t h r e e i n p u t s S E L _ A A T / S Y N _ I O , S E L _ A S Y N / S Y N a n d S E L _ O S C / E X T to 
select one o f t h e f ou r tes t c i rcu i ts . The test c i rcu i t is o pe r a t i n g i n A A T m o d e 
i f a l l t h e i n p u t s are set to zero. The fo l l ow ing t ab le l i s ted t he i n p u t s a n d t he 
co r r e spond i ng opera t i ons . 
Circuit Mode S E L _ M T / S Y N J O S E L J ^ S Y N / S Y N SELL_OSC/EXT 
Reference h i g h don ' t care h i g h 
A A T l ow l ow low 
A s y n c h r o n o u s l ow l ow h i g h 
A d i a b a t i c ^ h i g h low 
Tab l e 8.2. O p e r a t i o n se lect ion t ab le . 
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, To Differential Probe 
J  
DC3 3V ^ Delay_Vp Vdd_ref “ ^DC3.3V 
• ^ Delay.Vn ydd adia T i ^ ^ } 
丫 ^^^ OSC_Vp pMnT W Z7 
D OSC.Vn C N D J ^ i i T t 
SEL—ASYN/SYN o Oln ^ To Differential Probe V V 
^ ^ SEL_OSC/EXT V 
SEL_AAT/SYNJO 
目 f^ n r^ D SYN_CK RDY D 
o V y V D REF.CK P<0> Q 
3 ^ ^ V D REQ P<1> D 
D Xi<0> P<2> D 
D Xi<l> P<3> ^ 
D Xi<2> P<4>  
D Xi<3> P<5> O 
D Yi<0> P<6> ^ 
D Yi<l> P<7> ^ 
D Yi<2> nCtrl_ext_in a 
D Yi<3> pCtrl_ext_in a 
( a ) 
(b) 
F i g u r e 8 . 1 T e s t i n g C i r c u i t 
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Xi<0:3> 4 bits input 
Yi<0:3> 4 bits input 
P<0:7> 8 bits output 
RDY ready signal output 
REQ request signal input 
REF—CK clock in for reference circuit 
SYN_CK clock in when pin SEL_ASYN I SYN = 1 
(i.e. disable asynchronous mode) 
Ext一OSC Control signal in when pin SEL—OSC / EXT = 1 
(i.e. disable internal oscillator) 
nCtrLEXTJN Adiabatic nMOS driver signal control 
pCtrLEXT_IN Adiabatic pMOS driver signal control 
DelayVp Delay control for pMOS delay block 
DelayVn Delay control for nMOS delay block 
OSCVp Freq uency control for pMOS OSC block 
OSCVn Frequency control for nMOS OSC block 
Table 8.3. Func t ion of p ins . 
I n order to mea su r e the power supp ly of t he proposed a n d reference 
circuit , t he Vdd _ r e f p i n a n d the Vdd _ ad i a p i n are connected to the power 
supp ly t h r ough current sensing resistors. A by pass switch is connected in 
para l l e l w i t h the current sensing resistor. The by pass switch is off du r i ng 
power measu remen t and is on dur ing funct iona l a nd t im i ng measurements . 
F igure 8.2 shows the schemat ic and physica l P C B test ing circuit. Table 8.3 
is about the funct ion of p ins i n the chip. 
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A p i c t u re o f t he m e a s u r e m e n t set u p is s h o w n I n F i g u r e 8.2. The logic 
ana l y ze r is used to veri fy t he logic func t ions a n d measu re t he t i m i n g of the 
test c i rcu i ts . The osci l loscope w i t h a d i f ferent ia l p robe is u sed to measu r e 
t h e c u r r e n t dens i t y by m e a s u r i n g t he d i f f e ren t i a l vo l t age d rop across t he 
cu r ren t sens ing resistor. 
F i gu re 8.2. Expe r imen t a l Se tup . 
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8.3 Measurement Results 
8.3.1 Time Delay 
F i g u r e 8.3 is ob t a i ned f r om the logic ana lyzer . M l m a r k e r is t he r is ing 
edge of t h e r eques t s i g n a l a n d M 2 m a r k e r is t h e r i s i n g edge of t he ready 
s i gna l . The d i f ference be tween M l a n d M 2 m a r k e r is 25 .0ns , w h i c h is t he 
t o t a l de lay t i m e of t he asynchronous block. W e can see t h a t t he measu red 
delay t i m e is very c losed to t he post-layout s i m u l a t i o n resu l t i n Chap te r 7. 
The m e a s u r e m e n t r e s u l t is l o nge r t h a t t h e s i m u l a t i o n resu l ts by o n l y 
0 .36ns (i.e. 1.46%). 
ScaJe I 10 ns/div 国丨 P i j a T j ^ ^ Delay | -655.186857 ^ """""IT M I l i a i l M l E i a l 
11 ‘ ~ m m "“ 
w .... ".. — •‘ 
~ …— 226lsr« -6S5206B57 D3 S^S.1B6BS7 M ；^5.i66B57 DS 
I . ‘ . . I • . • . I • • . • I • • IM2 =-655.192571 Txs 
to = 25.000 ns H H 
Sample Number • Trigger = -655.192571 us • • • I 
B-QMyBusOUTPUT 
i p B B B f S j S H ^ ^ ^ H ^ ^ ^ ^ H ^ S 
」 i d j J J — -...一1.- ——一一 
F igu re 8.3 T ime delay between request s igna l a n d ready s igna l 
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8.3.2 Power Comparison 
8.3.2.1 Reference multiplier 
iZ ii i ： 
f v I ： 
民,、•ti “ 丨 丨 -
4 ri r - •：• 
:• 
• • … … 争 , ： 辱 • • f 4. 
s t IlZ^ ^^ ^^  
— ！ 
« - ： 1 
- i i T 
、：f^ 丨 i I i 
‘nof2) — ruTTQnt fi^ iii std dev win""""""“ 
Frequency (!•) 2 .878911 MHz ？ 19.32^ 5^  MHz ？ 59 .3390 MHz ？ 1.16^ 33 MHz ？ 273 .77 MHz 
‘ V p-p(l) 109 jmV 90.0 ..V 18.? mV 85 nV J36 nV 
All V anotdd) 109 nV 89.3 nV 14.6 tnV 86 nV 135 tnV 
F i g u r e 8.4. M e a s u r e d cu r ren t wave f o rm of a reference c ircui t . 
To m e a s u r e t he power c o n s u m p t i o n of t he c ircui t , we h ave to connect a 
1-ohm cu r r en t sens i ng resistor i n series w i t h t he power supp ly . T h e n u s i n g 
a d i f f e r e n t i a l v o l t a g e p r o b e m e a s u r e s t h e v o l t a g e d r o p ( V R ) across the 
res istor (R). F i n a l l y t he cu r ren t can be ob ta i ned by V R / R . S ince the tes t ing 
c i r c u i t u ses a 1 o h m c u r r e n t s e n s i n g res is tor , t h e VR m e a s u r e d f r om t he 
d i f f e r e n t i a l p r obe is exac t l y e q u a l to t h e c u r r e n t d r a w n f r o m t h e p o w e r 
s u p p l y . F i g u r e 8 .4 shows the measu r ed cu r ren t of t he reference circuit . 
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P e a k C u r r e n t = 9 0 m A 
A v e r a g e c u r r e n t = i n t e g r a t e d a r e a o f t h e c u r r e n t w a v e f o r m / t o t a l t i m e 
per iod 二 5 .56062nAs/ 500ns 二 11 .1204mA 
Average Powe r c o n s u m p t i o n = 11 .1204mA x ( 3 . 3 - 11 .1204mV) 二 3 6 . 5 7 m W 
C o m p a r i n g w i t h t h e s i m u l a t i o n resu l ts , t h e p e a k c u r r e n t increases by 
3 .93% a n d t he average p o w e r c onsump t i o n increases by 12.05%. Bo t h p eak 
c u r r en t a n d average power c o n s u m p t i o n are increased . T h e reason m a y be 
t he pa r a s i t i c capac i t ance i n t he c i rcu i t a n d t he o u t p u t capac i t ance load . I n 
t h e post- layout s i m u l a t i o n , we canno t guess t h e exact o u t p u t capac i tance . 
A l s o t h e fabr i ca ted ch i p m a y h a v e h i g h e r p a r a s i t i c c apac i t a n ce t h a n t h e 
extracted l ayou t . 
8.3.2.2 Proposed multiplier (AAT) 
h n 1," ： 
- - H - t 
» r .. t  
I l i T    
/ ^ t • •‘-……--. 卞 
i  
‘ — t  
Til ： 
； f u : ^  
(2of2) ‘ - = rurrent ‘ nean std dev nin fiax 
： - — Frequency (!•) Edge? ？ 5.981891 MHz ？ ？.122208 MHz ？ MHz ？ 143 29 MHz 
i； Clear- r^-equencyu y 1^ .28 nV 21.20 tnV j j .?2 mV 
ilAII VaMptd 1 35.25 nV 34.68 rnV 11 •仍 rW ^^  化么 
i V r ! fl?ea(l) 3 .20862 nVs 3 .07264 nVs 322 .726 RVS.......J丄國 
j^!!^，：^  遍"J 二 ： ~ — - r r r - r ^ . ~  
F i g u r e 8.5. M e a s u r e d current waveform of the AAT circuit 
8-8 
Chanter 8 Measurement Results 
-F igu re 8 .5 s hows t h e m e a s u r e d c u r r e n t of a n A A T c i rcu i t . F r o m t h e 
m e a s u r e d cur ren t , we can ca lcu la te the power consump t i on . 
P e a k C u r r e n t = 32 . 25mA 
A v e r a g e c u r r e n t 二 i n t e g r a t e d a r ea o f t h e c u r r e n t w a v e f o r m / t o t a l t i m e 
per iod = 3 .07264nAs/ 500ns 二 6 . 145mA 
Average Power consump t i o n = 6 . 145mA x (3.3 - 6 .145mV) = 2 0 . 2 4 m W 
C o m p a r i n g w i t h t he s i m u l a t i o n resu l ts , t h e p e a k c u r r en t is increased 
by 44 . 75% a n d t h e ave rage power c o n s u m p t i o n is i n c reased by 15 .49%. 
Howeve r t he i nc reas ing percentage is larger t h a n the reference mu l t i p l i e r . 
I t is because t h e A A T m u l t i p l i e r consumes less power t h a n t he reference 
m u l t i p l i e r . The i n c r e a s i n g p o w e r consump t i o n i n p a r a s i t i c capaci tance 
af ter f abr i ca ted a n d t he o u t p u t capac i tance load w i l l give a larger 
we i gh t i ng i n t he to ta l power consumpt i on i n the A A T mu l t i p l i e r . 
C o m p a r i n g t he m e a s u r e d power c o n s u m p t i o n be tween t he reference 
a n d t he A A T m u l t i p l i e r , t h e A A T m u l t i p l i e r e xh i b i t i n g a power sav i ng = 
(36.57-20.24) / 36.57 二 44.65%. The power s av i ng percentage is very close to 
t he post-layout s imu l a t i on results. 
The m e a s u r e d cu r r en t wave fo rms of t he a synch ronous a n d ad i aba t i c 
t es t c i r c u i t s a re a t t a c h e d i n A p p e n d i x I I I . Tab l e 8 .4 s hows t h e powe r 
consump t i on a n d the compar ison of these four types of mu l t i p l i e r . 
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Supply Voltage = 3.3V; Input: X (X3X2X1X0) = 1111; Y Oy^yiy。）= 1111 
Operating frequency (Clock or REQ signal) = IQOMHz  
Multiplier Adiabatic 。 , 
\ Synchronous 
\Type AAT (with internal Asynchronous , . 
Power (Keierence; 
N . sinusodial wave) 
Power 20.24mW 29.83mW 27.23mW 36.57mW 
consumption  
Power saving 
compares with the 44.65% 18.43% 25.54% Not applicable 
reference circuit  
Table 8.4 Power compar ison between 4 types of mu l t i p l i e r 
W e l ike to p i n t o u t t h a t t he current sens ing resistor measurement 
techn ique is no t t h a t accurate. The actua l voltage appl ied to the test chip is 
m o d u l a t e d by t he vo l tage drop across the cu r ren t sens i ng res istor . For 
examp le , t h e peak current is 86 . 6mA a nd hence the vo l tage drops across 
the resistor is 86 .6mV. Therefore the actua l voltage appl ied to the circuit is 
equa l to (3.3-0.0866) V. Thus, the measured power consumpt ion wi l l have a 
error. However , s ince we are on ly in terested i n t he percen tage of power 
consump t i on improvement , thus , th is measu remen t techn ique is adequate 
because a l l four test c i rcu i ts use the same cu r ren t sens ing resistor . The 
a c t u a l m e a s u r e d power c o n s u m p t i o n of each tes t c i rcu i t is no t exact ly 
precise； however , t he percentage of power c on sump t i o n improvement is 
very accu ra te because t he error of t he test c i rcu i t a n d t h e error of t he 
reference circuit w i l l cance l out. 
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9.1 Contributions 
Th i s t h e s i s p r e s e n t s t h e d e s i g n o f a n o v e l a d i a b a t i c - a s y n c h r o n o u s 
c i rcu i t . B o t h t h e pos t- l ayou t s i m u l a t i o n resu l t s a n d m e a s u r e m e n t d a t a 
s u g g e s t t h a t t h e n e w A A T c o n s u m e s less p o w e r t h a n t h e a d i a b a t i c a n d 
a s y n c h r o n o u s c i rcu i t . 
I n C h a p t e r 8，the m e a s u r e m e n t r e s u l t s s h o w t h a t t h e A A T c i r c u i t 
exh i b i t s a p o w e r s a v i n g of 44 .7% c o m p a r i n g w i t h t he reference c ircui t . Also, 
t h e p e a k c u r r e n t o f t h e A A T c ircu i t is suppressed by 74 .3%. The decrease i n 
p o w e r c o n s u m p t i o n a n d p e a k c u r r e n t i s a great a d v a n t a g e for b a t t e r y 
ope r a t ed circuit . 
The c o m b i n a t i o n o f t h e ad iaba t i c , a s yn ch r onou s a n d p ipe l i ne 
t e c hn i q ue s c a n i nc rease t h e ope r a t i n g f requency to l O O M H z or even h igher , 
w h i c h depends o n t he de lay b lock c ircu i t des ign . C o m p a r i n g w i t h ope ra t i ng 
s peed o f a d i a b a t i c m u l t i p l i e r [14], t h e A A T can d oub l e t he opera t i ng 
frequency. 
I n a dd i t i o n , t h e nove l ad i aba t i c c i rcu i t uses r a m p i n g con t ro l app l i ed to 
t h e g a t e . T h i s n e w des ign p reven t s charge l e akage f r om t h e o u t p u t back 
to t h e p owe r s u p p l y a n d reduces t he noise a t t h e o u t p u t . 
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A p a r t f r o m these , t h e nove l a d i a b a t i c opera ted i n a s ynch r onou s mode 
c a n r educe no i se coup l ed f r om t h e con t ro l s i gna l s . I t is because on ly t he 
w o r k i n g b l o c k w i l l b e a c t i v a t e d a n d t h e o t h e r b l o cks r e m a i n i n s t e ady 
state. 
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Appendix I Building Blocks 
SEL_AAT/SYN_IO  
4 . Xi_Adia<0:3> ‘ |  
• 
/ Yi_Adia<0:3> ‘ 
• Proposed Multiplier P_Adia<0:7> 
4 Block 8y ~ ~ 
5y ‘ 
Delay一义 pr.FF_r.^<hd> _ ^ 
D e l a y - ^ 丨 k RDY Adia . 
QVM pk- Asynchronous  
^ ^ Block 0VIN<0:3> 
REQ) 3.3VIN<0:3> ' 4 , 一4 � 
S E L _ / ^ N / S Y N h Output <^0：7> 
EnableOSC<0:3> Block V 
OSC VPJ T 4 Adiabatic 
~ A — ^ Block 
O S C _ ^ rCtrlJn<0:3> 
ExtOSC pCtrL ^Signaj 
~ � Generator �Ctrl_ir)<0:3> 
ExtOSC_nCiE Block  
SEL—OSOEX^ RDY—Ref 
CK_Re? Reference Multiplier • 丨  
4 z Xi_Ref<0:3> . Blocjl^  � 8y 
— • (Syn. Multiplier) ~ ？ * ” 
/ YLRef<0:3> ‘ P_Ref<0:7> 




, SEL_AAT/SYN 一 10 




^ ^ ^ Xi_今dia<2〉 
P ^ Xi_^ef<l>  
XL 今 dia<l> 
^ ^ Xi_Ref<0> — ,,Xi,Ref<0:3〉 
^ ^ a<0> y Xi_Adia<0:3> 
^ Yi Ref<。> J , Y‘Ref<。:3> 
Yi_Adia<0> , Z Y“Adm<0:3> 
> Y i Ref<i> To Ref. Multiplier Block & 
Y i < i > ^ 上 Proposed Multiplier  
^ ^ Yi_Adia<l> — Block 
r ^ Yi_^ef<2> 
^ ^ Yi_Adia<2>  
> Y i Ref<3> 





P_ld ia<0:7> ‘ ^ SEL_AAT/SYN_IO 
、f 
一 , P_Adia<0> 一 I — — — n 
fLo-.V \ ^ ― n — — B U F — • > Output Pad P<0> 
P Ad ia< l> N  
From = J—— 
Proposed Multiplier ^ 1 BUF > Output Pad P<1> 
^ o p Ref< l> 1 
& = 5 — 
Ref. Mult ip l ier Z 
P Adia<2> t v ^  
= 5 — n ^ 
U BUF > Output Pad P<2> 
P_Ref<2> _ 1 J  
P_Adia<3:>  
A ^ BUF > Output Pad P<3> 
P_Ref<3> 1 
P_Adia<4> f v ^  
^ — 0 I BUF > Output Pad P<4> 
P _ R e f < 4 > _ \ \  
P Adia<5> r ； ^ 
， u 1 BUF > Output Pad P<5> 
P Ref<5>、 1 
P A d i a , r ^  
0 j BUF > Output Pad P<6> 
P _Re f <6>、一1 ‘ 
P_Adia<7> r O 
“ 、 一 0 I BUF > Output Pad P<7> 
P Ref<7>、一 1 J  






X i < 3 > j P l P I P i P I P o < 0 > P ] P<0> 
Xi<2>|, t , t , t t r Z i ^ t 
Xi<1>{j ci J ch Po<0>】(i I PjQSl^  1 |Po<?>) $ — P><2> 
Xi_Ref<^ :3> 4 , xi<0>} 二 Po<o> 二 Po<1> j : Bo<2> j 寸 |po<^ 寸 _ 
From j ^ 
Input Block j r ^ p ~ f ^ P"""" f ^ | ~ f ^ \ """ 向 
^ Yi<0>| —I J —' —' 一 h —i p<4> 
Yi Ref<0:3> Y i <1> r 寸 , ” 
t MUL « i « MUL « i « MUL « i « MUL J 
进 Yi<3>})己 _ , CELL t CELL 含"T^ CELL 去 ^ ^ CELL -f*'含 _ 5<S>_ 
I O A _B<7> 0 
VDD REH I ？ ~ 
1 系 i ^ 
GND J g g 一 一 L ~ J U - J ^ 
— 1 J T T P_Ref<0:7> 
--•1 1 : 1 To Output Block 
Reference Multiplier Block 
From Asynchronous Block 
, D - F F CK<0:4> 
； I " ^ 
D-FF_CK<0> D-FF_CK<1> D-FF CK<2> D-FF CK<3> D-FF_CK<4> 
. n t \ p。<。>f1 
r ^ It , It »it ——r^ ^ ——Jr-^ s 
’ XKO^ j 寸 Po<p^ 寸 Po<1^  寸 寸 |Po<^ 了 ) 
Xi_Adia<0;3> j 
\ \u 11 n r r f i ^ 
务 ^ ~ ~ ‘ i i ^ 丨 P<7> 8 
VDD_AD^A ； r 
GND j L J L - J ~ L _ J ~ L — J P_Adia<0:7> 
I JTT I* 飞 To 
I I ^ I I I I 1 Output 
^ i ^ 1 ^ 1 ^ i Block 
"I d d Zl 3^.3VIN<0:3> 
0VIN<0:3> 
\ From Adiabatic Block 









































































































































































































































































































































































































































































































































To Proposed Multiplier Block 
4 3.^ IN<0:3> 
i 夸 I I il I il I 《1 二 > 
EN O CO O M O M O 
r - c | r H r - c | r H r - c | H r ^ H 
_ _ _ _ . —^ —I —^ —I —^ 
GND 
I «I < 
/DD_ADIA 
" - A " A 
^ 名 K 基 .爸 .基 .爸 .基 
二丨 二 I 二丨 二 I 二丨 —丨 一丨 
§ ^ ^ § ^ 《 盘 ^ 4 . pCtrLin<0:3> 
^ ― . ― ^ 
• nCtrlfin<0:3> 
From Singal Generator Block 
Adiabatic Block 
F r o m A s y n c h r o n o u s 
B l o c k 
I -
EnableOSC<0> . EnableQSC<l>. EnableOSC<2> EnableOSC<3> EnableOSC<0:3> 
OSC_Vp ~ — t—' ~ ~ 
~ ^ OSC—Vp — ^ OSC OSC_Vp — OSC O S C _ V p ~ 3 OSC OSC_Vp~3 q S C 
OSC_Vn) OSC_Vn — 丨 丨 OSC_Vn 丨 丨 O S C _ V n — 。 S C _ V n j 丨 
VDD_Adia RVS RVS RVS RVS 
GND Pout" ,'Nout Pou t " ， 'Nout Pout ’ ' ，'Nout Pout,' "Nout 
Ext_OSC_pCtri  
C一 1 cjrt c j l c j l 
M U ^ M U ^ MuS/ MUXy 
Ext_OSC_nCtrl  
J—  
SEL_。SC/EXT) H V V V 
A A A K 71 A K ；A 
! 、 ， 1 、、‘2 1 r 1 
"I -I 一 丨 "I "I n 二 I 二 I 1 1 1 1 1 j  
T o A d i a b a t i c B I c o k pCtrlJn<0:3> 
Signal Generator Block 
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Appendix II Simulated Waveform 
T r a n s i e n t R e s p o n s e 
5.0 。： /RD丫 
> 2.0 L ‘ ““ _ I 1 
- - 1 . 0 q 。 . . 丨 . ' 」 • ; • , 
5 0 m V D D . A D I A B A T I C C U R R : N T 
^ 2 0 m _ -• — - 一 _ 
一 - 2 0 m f . . . . I   
3 0 0 p .^： integ(VDD_ADIABATlC CURRENT) 
100p t I — 一 办 
- 1 0 0 P F T I I I • 1 , I I , I  
4 , 0 =： / R E Q  
^ ^ [ I I 
> 2.0 ： 
一 0.0 , ,1 I. I, . I . ,1 j, . I . •丨 I, . I . ,1 1... 
4 0 DATA IN  
> ‘ n f 一 00 I . .1 iL . . ., I ..丨丨 I  
_ 0 . 0 1 0 n 2 0 n 3 0 n 4 0 n 5! 
t i m e ( s ) 
A: l-i.U'Udp) delta: (mB4yi ln W . l W p ) ‘ 
B: (33.422n 144.859p) slope; 6,908m 
Current waveform of the asynchronous multiplier 
T r a n s i e n t R e s p o n s e 
^： i n t e g ( V D D , R E F CURRENT) 一 
2 0 0 p : ^ " y 
^ _ 一 ‘ ^  
- 1 0 0 p • I I •  
1 2 0 m 厂 V D D . R E F C U R R E N T 
6 0 . 0 m ： I 
—ZWrKJim _ I I _ I _ _ I I _ I 1 1 I • • ~ I ‘ I ‘ ‘ ~ ‘ ~ ‘ ‘ ‘ ~ ‘ ‘ ‘ ~ ‘ ‘ ‘ ‘ ‘ ~ ‘ ‘ ‘ ‘ ‘ ~ ‘ ~ ^ ~ 
4 , 0 -： C L C K 
> 2.0 「 
0.0 • • . I I I I I • • , • I I I I I 丨 I • 
4 0 0： DATA IN 
> 2.0 [ ‘ ‘ P 
0 0 I ‘ ‘ U + J _ L _ L _ i _ _ . _ . ~ — ‘ ‘ ~ ‘ ~ L - ‘ ~ ‘ ‘ ^ 
. 0 . 0 1 0 n 2 0 n , � 3 0 n 4 0 n • 
t i m e ( s ) 
A： r^ a.OJib/'p delta: (+9.9/0iin >5ae>.L3^4p) "“ “ “ 
B: (50n 395.7810) slope: 7.9252m 、 
Current waveform of the adiabatic multiplier 
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Appendix III Measured Waveform 
飞 i i ^ T ^ ‘ I — ““ I 
J  
1 j  
‘ n r - t —— —一 
贡 參 會 , ; | _ . _ 麵 州 , ' | | 梦 • 论 - 1 
Z — . ； . T I I I I Z 
： ^ [...—； ——.. . . . . . _— 
^ X 
'•'^ '•i “―‘~ cuTT-ent mean std dev mn max 
Frequency(!•) 2.81 MHz 19.32454 MHz 51 .3390 MHz 1 164833 MHz ？ 173 .77 MHz 
V p-p(l) 99 mV 90.0 nV 18.7 nV 85 ^ 把"V 
V anptd(l) 99 mV 89.3 nV 11.6 mV 86 nV 105 nV 
'1 — flTQaUl S.13179 nVs.......4.53562 nVs , 482 .886 pVs. ...1,2S5D4 nV^  ....7-52359 nVs... 
Current waveform of the adiabatic multiplier 
， , f i f F ^ 卦 I - ..c... -V ….:， i l F ^ M 
‘-l || t 
....._....： — 
2 — f   
f f f f f ^ 
： ^ …―： — i — 
i — — . 
' li^   
幻 " s t d dev rniT "ax 
-7；Frequency(1*) 3 .378911 MHz 1 13.32151 MHz ？ 33.3390 MHz ？ 1.16；1833 MHz 7 233.77 MHz 
C[气严 V p-p(l) 103 MV 93.0 iW 13.6 iW 82 nV 136 "V 
Al V anptd(l) 1D9 mV 89.3 nV 13.2 nV 83 riV V^ 
丨丨丨…丨•丨__'. 一 Jvea(l) .^43129 nVs nVs 482 .886 pVs 3.20501 nVs„6.72359_nVs  




Appendix IV Pin List 
— 甲 - 〒 
|[@ins :ar 
• i ^ n C t r L E X T . I N ^ | 1 p < 0 > _ n 
• I ~ pCtrLEXT—IN 5 j p < i > _ „ 
• I ~ REQ “ ^ P < 2 > ~ I I 
i — — S E L A S Y N o r S Y N p ③ „ 
t S Y N . C K p < 4 > _ „ 
I I SEL^OSCorEXT  
• I E x t 一 O S C p < 6 > _ I I 
I I 5EL .AATorSYN_ I0 1 
I I REF_CK 
Xf<0:> [@par tName] r D 丫 I I 
I I — — X k 1 > 
似 2 〉 DelayVp n 
X i< ;3〉 DelayVn l l 
丄 一 丫 丨 . < 0 〉 o s c v p ~ 1 1 
丫 丨 O S C V n II 
I I Y f < 2 〉 
I I T k 3 > 
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